

# **JEDEC STANDARD**

---

## **Low Power Double Data Rate 4 (LPDDR4)**

---

### **JESD209-4D**

(Revision of JESD209-4C, November 2019)

**JUNE 2021**

---

**JEDEC SOLID STATE TECHNOLOGY ASSOCIATION**



## NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to [www.jedec.org](http://www.jedec.org) under Standards and Documents for alternative contact information.

Published by  
©JEDEC Solid State Technology Association 2021  
3103 North 10th Street  
Suite 240 South  
Arlington, VA 22201-2107

This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

**PRICE: Contact JEDEC**

Printed in the U.S.A.  
All rights reserved

PLEASE!

DON'T VIOLATE  
THE  
LAW!

This document is copyrighted by JEDEC and may not be  
reproduced without permission.

For information, contact:

JEDEC Solid State Technology Association  
3103 North 10th Street  
Suite 240 South  
Arlington, VA 22201-2107

or refer to [www.jedec.org](http://www.jedec.org) under Standards-Documents/Copyright Information.



## Contents

---

1	Scope .....	1
2	Die configuration, Package ballout & Pin Definition .....	2
2.1	Die configuration.....	2
2.2	Pad Order .....	5
2.2.1	Pad Order for dual channel .....	5
2.2.2	Pad Order for single channel .....	6
2.3	Package Ballout.....	7
2.3.1	272 ball 15 mm x 15 mm 0.4 mm pitch, Quad-Channel POP FBGA (top view) Using Variation VFFCDB for MO-273 .....	7
2.3.2	LPDDR4 34x34 Quad x16 Channel (Fits 14x14 0.4 mm pitch) - Using MO-317A.....	8
2.3.3	144 ball ePoP MCP One-Channel FBGA (top view) using MO-323A.....	9
2.3.4	200 Ball Packages .....	10
2.3.4.1	200 Ball x32 Discrete Package, 0.80 mm x 0.65 mm using MO-311 .....	10
2.3.4.2	200 ball 1CHx16 Discrete Package, 0.80 mm x 0.65 mm using MO-311 .....	11
2.3.5	203 ball Discrete Two-Channel FBGA (top view) using MO-311 .....	13
2.3.6	432 ball x64 HDI Discrete Package, 0.50mm x 0.50mm (MO-313).....	14
2.3.7	324 ball x64 Non HDI Discrete Package .....	15
2.3.8	275 ball MCP Two-Channel FBGA (top view) using MO-276 .....	16
2.3.9	254 ball e•MMC MCP Two-Channel FBGA (top view) using MO-276 .....	17
2.3.10	254 ball UFS MCP Two-Channel FBGA (top view) using MO-276.....	18
2.3.11	254 ball e•MMC MCP One Channel FBGA (top view) using MO-276 .....	19
2.3.12	LPDDR4/4X Single Channel MCP (x8 NAND) Using MO-TBD .....	20
2.3.13	LPDDR4/4X Single Channel MCP (eMMC) Using MO-TBD.....	21
2.3.14	LPDDR4/4X 254 ball NAND MCP Two-Channel FBGA (top view) using MO-276 .....	22
2.4	Package Ballout.....	23
2.5	ZQ Wiring.....	24
2.6	Pad Definition and Description .....	25
2.6.1	Dual channel per die device .....	25
2.6.2	Single channel per die device .....	26
3	Functional Description .....	27
3.1	LPDDR4 SDRAM Addressing.....	28
3.2	Simplified LPDDR4 State Diagram .....	35
3.3	Power-up, Initialization and Power-off Procedure.....	38
3.3.1	Voltage Ramp and Device Initialization .....	38
3.3.2	Reset Initialization with Stable Power .....	41
3.3.3	Power-off Sequence .....	41
3.3.4	Uncontrolled Power-Off Sequence .....	41
3.4	Mode Register Definition .....	42
3.4.1	Mode Register Assignment and Definition in LPDDR4 SDRAM.....	42
4	Command Definitions and Timing Diagrams .....	77
4.1	Activate Command .....	77
4.2	8-Bank Device Operation.....	78

4.3	Core Timing .....	79
4.4	Read and Write Access Operations.....	80
4.5	Read Preamble and Postamble.....	81
4.6	Burst Read Operation .....	82
4.7	Read Timing .....	86
4.7.1	tLZ(DQS), tLZ(DQ), tHZ(DQS), tHZ(DQ) Calculation .....	86
4.7.2	tLZ(DQS) and tHZ(DQS) Calculation for ATE (Automatic Test Equipment).....	87
4.7.3	tLZ(DQ) and tHZ(DQ) Calculation for ATE (Automatic Test Equipment).....	89
4.7.4	tRPRE Calculation for ATE (Automatic Test Equipment) .....	91
4.7.5	tRPST Calculation for ATE (Automatic Test Equipment).....	92
4.8	tDQSCK Timing Table .....	93
4.8.1	CK to DQS Rank to Rank variation.....	93
4.9	Write Preamble and Postamble.....	94
4.10	Burst Write Operation .....	95
4.11	Write Timing.....	98
4.11.1	tWPRE Calculation for ATE (Automatic Test Equipment) .....	99
4.11.2	tWPST Calculation for ATE (Automatic Test Equipment).....	100
4.12	Read and Write Latencies .....	101
4.13	Write and Masked Write operation DQS controls (WDQS Control).....	103
4.13.1	WDQS Control Mode 1 - Read Based Control .....	103
4.13.2	WDQS Control Mode 2 - WDQS_on/off.....	104
4.14	Postamble and Preamble merging behavior.....	106
4.14.1	Read to Read Operation.....	107
4.14.2	Write to Write Operation .....	120
4.15	Masked Write Operation .....	130
4.15.1	Masked Write Timing constraints for BL16 .....	133
4.16	LPDDR4 Data Mask (DM) and Data Bus Inversion (DBI <sub>dc</sub> ) Function .....	135
4.17	Precharge Operation .....	139
4.17.1	Burst Read Operation Followed by a Precharge .....	140
4.17.2	Burst WRITE Followed by PRECHARGE .....	141
4.17.3	Scaling Parameters .....	142
4.17.4	Auto-Precharge Operation.....	143
4.17.5	Burst READ with Auto-Precharge .....	144
4.17.6	Burst WRITE with Auto-Precharge .....	145
4.18	Auto-Precharge Operation.....	146
4.18.1	Delay time from Write to Read with Auto-Precharge .....	147
4.19	Refresh command .....	154
4.19.1	Burst Read operation followed by Per Bank Refresh .....	160
4.19.2	Refresh Requirement.....	161
4.20	Self Refresh Operation .....	162
4.20.1	Self Refresh Entry and Exit.....	162
4.20.2	Power Down Entry and Exit during Self Refresh .....	163
4.20.2.1	Partial Array Self-Refresh (PASR).....	164
4.20.2.1.1	PASR Bank Masking .....	164
4.20.2.1.2	PASR Segment Masking .....	164

4.20.3	Command input Timing after Power Down Exit .....	165
4.20.4	AC Timing Table .....	166
4.21	Self Refresh Abort .....	166
4.22	MRR, MRW, MPC Command during tXSR, tRFC .....	167
4.23	MODE REGISTER READ (MRR) .....	168
4.23.1	MRR after Read and Write command .....	170
4.23.2	MRR after Power-Down Exit .....	171
4.24	Mode Register Write (MRW) Operation .....	173
4.24.1	Mode Register Write .....	173
4.25	VREF Current Generator (VRCG) .....	176
4.26	CA VREF Training .....	177
4.27	DQ VREF Training .....	183
4.28	Command Bus Training .....	189
4.28.1	Command Bus Training for x16 mode .....	189
4.28.1.1	Training Sequence for single-rank systems .....	190
4.28.1.2	Training Sequence for multi-rank systems .....	191
4.28.1.3	Relation between CA input pin DQ output pin .....	191
4.28.1.1	Timing Diagram .....	191
4.28.1.2	Command Bus Training AC Timing Table .....	196
4.28.2	Command Bus Training for Byte (x8) mode .....	198
4.28.2.1	Training Mode 1 .....	198
4.28.2.1.1	Training Sequence of mode 1 for single-rank systems .....	199
4.28.2.1.2	Training Sequence of mode 1 for multi-rank systems .....	200
4.28.2.1.3	Relation between CA input pin and DQ output pin for mode 1 .....	200
4.28.2.1.4	Timing Diagram for mode 1 .....	200
4.28.2.1.5	AC Timing .....	204
4.28.2.2	Training Mode 2 .....	205
4.28.2.2.1	Training Sequence of mode 2 for single-rank systems .....	206
4.28.2.2.2	Training Sequence of mode 2 for multi-rank systems .....	206
4.28.2.2.3	Relation between CA input pin and DQ output pin for mode 2 .....	207
4.28.2.2.4	Timing Diagram for mode 2 .....	207
4.28.2.2.5	AC Timing .....	213
4.29	Frequency Set Point .....	215
4.29.1	Frequency set point update Timing .....	217
4.30	Mode Register Write-WR Leveling Mode .....	221
4.30.1	Write Leveling Procedure .....	221
4.30.2	Input Clock Frequency Stop and Change .....	223
4.30.3	Write Leveling Setup and Hold Time .....	224
4.31	RD DQ Calibration .....	225
4.31.1	RD DQ Calibration for x16 mode .....	225
4.31.1.1	RD DQ Calibration Training Procedure .....	225
4.31.1.2	DQ Read Training Example .....	228
4.31.1.3	MPC of Read DQ Calibration after Power-Down Exit .....	229
4.31.2	RD DQ Calibration for Byte (x8) mode .....	230
4.31.2.1	RD DQ Calibration Training Procedure .....	230
4.31.2.2	DQ Read Training Example .....	231
4.32	DQS-DQ Training .....	232
4.32.1	FIFO Pointer Reset and Synchronism .....	233

4.33	DQS Interval Oscillator .....	239
4.33.1	Interval Oscillator matching error .....	241
4.33.2	DQS Interval Oscillator Readout Timing .....	243
4.34	READ Preamble Training .....	244
4.35	Multi-Purpose Command (MPC) .....	246
4.36	Thermal Offset .....	251
4.37	Temperature Sensor .....	252
4.38	ZQ Calibration .....	254
4.38.1	ZQCal Reset .....	254
4.38.2	Multi-Channel Considerations for Dual Channel Devices .....	255
4.38.3	ZQ External Resistor, Tolerance, and Capacitive Loading .....	255
4.39	Pull Up/Pull Down Driver Characteristics and Calibration .....	256
4.40	On Die Termination for Command/Address Bus .....	257
4.40.1	ODT Mode Register and ODT State Table .....	257
4.40.2	ODT Mode Register and ODT Characteristics .....	258
4.40.3	ODT for Command/Address update time .....	261
4.41	On-Die Termination .....	262
4.41.1	ODT Mode Register .....	262
4.41.2	Asynchronous ODT .....	262
4.41.3	ODT during Write Leveling .....	265
4.42	On Die Termination for DQ, DQS and DMI .....	265
4.43	Output Driver and Termination Resistor Temperature and Voltage Sensitivity .....	268
4.44	Power-Down Mode .....	269
4.44.1	Power-Down Entry and Exit .....	269
4.45	Input Clock Stop and Frequency Change .....	276
4.46	Truth Tables .....	278
4.46.1	Command Truth Table .....	278
4.47	Refresh Management Command .....	280
4.47.1	Refresh Management Command Definition .....	280
4.48	Post Package Repair (PPR) .....	283
4.48.1	Fail Row Address Repair .....	283
5	Absolute Maximum DC Ratings .....	285
6	AC and DC Operating Conditions .....	286
6.1	Recommended DC Operating Conditions .....	286
6.2	Input Leakage Current .....	286
6.3	Input/Output Leakage Current .....	286
6.4	Operating Temperature Range .....	286
7	AC and DC Input/Output Measurement levels .....	287
7.1	1.1 V High speed LVCMOS (HS_LLVC MOS) .....	287
7.1.1	Standard specifications .....	287
7.1.2	DC electrical characteristics .....	287



7.1.2.1	LPDDR4 Input Level for CKE .....	287
7.1.2.2	LPDDR4 Input Level for Reset_n and ODT_CA.....	287
7.1.3	AC Over/Undershoot .....	288
7.1.3.1	LPDDR4 AC Over/Undershoot .....	288
7.2	Differential Input Voltage .....	289
7.2.1	Differential Input Voltage for CK .....	289
7.2.2	Peak voltage calculation method .....	290
7.2.3	Single-Ended Input Voltage for Clock .....	291
7.2.4	Differential Input Slew Rate Definition for Clock .....	292
7.2.5	Differential Input Cross Point Voltage .....	293
7.2.6	Differential Input Voltage for DQS .....	294
7.2.7	Peak voltage calculation method .....	295
7.2.8	Single-Ended Input Voltage for DQS .....	296
7.2.9	Differential Input Slew Rate Definition for DQS .....	297
7.2.10	Differential Input Cross Point Voltage .....	298
7.3	Input level for ODT(ca) input.....	299
7.4	Single Ended Output Slew Rate .....	299
7.5	Differential Output Slew Rate .....	300
7.6	Overshoot and Undershoot for LVSTL .....	301
7.7	LPDDR4 Driver Output Timing Reference load .....	302
7.8	LVSTL(Low Voltage Swing Terminated Logic) IO System .....	303
8	Input/Output Capacitance .....	305
9	IDD SPECIFICATION PARAMETERS AND TEST CONDITIONS.....	306
9.1	IDD Measurement Conditions.....	306
9.2	IDD Specifications .....	322
10	Electrical Characteristics and AC Timing .....	326
10.1	Clock Specification .....	326
10.1.1	Definition for tCK(avg) and nCK .....	326
10.1.2	Definition for tCK(abs) .....	326
10.1.3	Definition for tCH(avg) and tCL(avg) .....	326
10.1.4	Definition for tCH(abs) and tCL(abs) .....	327
10.1.5	Definition for tJIT(per) .....	327
10.1.6	Definition for tJIT(cc).....	327
10.2	Clock Timing .....	327
10.3	Temperature Derating for AC timing .....	328
10.4	CA Rx voltage and timing .....	329
10.5	DRAM Data Timing .....	332
10.6	DQ Rx voltage and timing.....	336
Annex A	(informative) Differences Between Revisions .....	341

## Tables

Table 1 — Pad Definition and Description for Dual channel .....	25
Table 2 — Pad Definition and Description for Single channel.....	26
Table 3 — LPDDR4 SDRAM x16 mode Addressing for Dual Channel SDRAM Die.....	28
Table 4 — LPDDR4 SDRAM x16 mode Addressing for Single Channel SDRAM Die .....	30
Table 5 — LPDDR4 SDRAM Byte (x8) mode Addressing for Dual Channel SDRAM Die .....	32
Table 6 — LPDDR4 SDRAM Byte (x8) mode Addressing for Single Channel SDRAM Die .....	34
Table 7 — MRS defaults settings .....	38
Table 8 — Voltage Ramp Conditions .....	38
Table 9 — Initialization Timing Parameters.....	40
Table 10 — Reset Timing Parameter .....	41
Table 11 — Power Supply Conditions.....	41
Table 12 — Timing Parameters Power Off.....	41
Table 13 — Mode Register Assignment in LPDDR4 SDRAM.....	43
Table 14 — MR0 Register Information (MA[5:0] = 00H).....	44
Table 15 — MR0 Register Functions .....	44
Table 16 — MR1 Register Information (MA[5:0] = 01H).....	45
Table 17 — MR1 Register Functions .....	45
Table 18 — Burst Sequence for READ .....	47
Table 19 — Burst Sequence for Write .....	47
Table 20 — MR2 Register Information (MA[5:0] = 02H).....	48
Table 21 — MR2 Register Functions .....	48
Table 22 — MR3 Register Information (MA[5:0] = 03H).....	51
Table 23 — MR3 Register Functions .....	51
Table 24 — MR4 Register Information (MA[5:0] = 04H).....	52
Table 25 — MR4 Register Functions .....	52
Table 26 — MR5 Register Information (MA[5:0] = 05H).....	53
Table 27 — MR5 Register Functions .....	53
Table 28 — MR6 Register Information (MA[5:0] = 06H).....	53
Table 29 — MR6 Register Functions .....	53
Table 30 — MR7 Register Information (MA[5:0] = 07H).....	53
Table 31 — MR7 Register Functions .....	53
Table 32 — MR8 Register Information (MA[5:0] = 08H).....	54
Table 33 — MR8 Register Functions .....	54
Table 34 — MR9 Register Information (MA[5:0] = 09H).....	54
Table 35 — MR10 Register Information (MA[5:0] = 0AH) .....	54
Table 36 — MR10 Register Functions .....	54
Table 37 — MR11 Register Information (MA[5:0] = 0BH) .....	55
Table 38 — MR11 Register Functions .....	55
Table 39 — MR12 Register Information (MA[5:0] = 0CH).....	56
Table 40 — MR12 Register Functions .....	56
Table 41 — VREF Settings for Range[0] and Range[1] .....	57

Table 42 — MR13 Register Information (MA[5:0] = 0DH) .....	58
Table 43 — MR13 Register Functions .....	58
Table 44 — MR14 Register Information (MA[5:0] = 0EH) .....	59
Table 45 — MR14 Register Functions .....	59
Table 46 — VREF Settings for Range[0] and Range[1] .....	60
Table 47 — MR15 Register Information (MA[5:0] = 0FH) .....	61
Table 48 — MR15 Register Functions .....	61
Table 49 — MR15 Invert Register Pin Mapping .....	61
Table 50 — MR16 Register Information (MA[5:0] = 10H) .....	62
Table 51 — MR16 Register Functions .....	62
Table 52 — MR16 Register Bank Mask .....	62
Table 53 — MR17 Register Information (MA[5:0] = 11H) for x16 mode .....	63
Table 54 — MR17 Register Functions for x16 mode .....	63
Table 55 — MR17 Register Segment Mask for x16 mode .....	63
Table 56 — MR17 Register Information (MA[5:0] = 11H) for Byte Mode (x8_2ch) .....	64
Table 57 — MR17 Register Functions for Byte Mode (x8_2ch) .....	64
Table 58 — MR17 Register Segment Mask for Byte Mode (x8_2ch) .....	64
Table 59 — MR18 Register Information (MA[5:0] = 12H) .....	65
Table 60 — MR18 Register Functions .....	65
Table 61 — MR19 Register Information (MA[5:0] = 13H) .....	65
Table 62 — MR19 Register Functions .....	65
Table 63 — MR20 Register Information (MA[5:0] = 14H) .....	66
Table 64 — MR20 Register Functions .....	66
Table 65 — MR20 Invert Register Pin Mapping .....	66
Table 66 — MR22 Register Information (MA[5:0] = 16H) .....	67
Table 67 — MR22 Register Functions .....	67
Table 68 — MR23 Register Information (MA[5:0] = 17H) .....	69
Table 69 — MR23 Register Functions .....	69
Table 70 — MR24 Register Information (MA[7:0]=18H) .....	70
Table 71 — MR24 Register Functions .....	70
Table 72 — MR25 Register Information (MA[5:0] = 19H) .....	71
Table 73 — MR25 Register Information .....	71
Table 74 — MR26 Register Information (MA[7:0]=1AH) .....	72
Table 75 — MR26 Register Functions .....	72
Table 76 — MR30 Register Information (MA[5:0] = 1EH) .....	73
Table 77 — MR30 Register Functions .....	73
Table 78 — MR31 Register Information (MA[5:0] = 1FH) .....	74
Table 79 — MR31 Register Functions .....	74
Table 80 — MR32 Register Information (MA[5:0] = 20H) .....	74
Table 81 — MR32 Register Functions .....	74
Table 82 — MR36 Register Information (MA[7:0]=1BH) .....	75
Table 83 — MR36 Register Functions .....	75

Table 84 — MR39 Register Information (MA[5:0] = 27H).....	76
Table 85 — MR39 Register Functions .....	76
Table 86 — MR40 Register Information (MA[5:0] = 28H).....	76
Table 87 — MR40 Register Functions .....	76
Table 88 — Core AC Timing for x16 mode .....	79
Table 89 — Core AC Timing for Byte (x8) mode .....	79
Table 90 — Reference Voltage for tLZ(DQS), tHZ(DQS) Timing Measurements .....	88
Table 91 — Reference Voltage for tLZ(DQ), tHZ(DQ) Timing Measurements .....	90
Table 92 — Reference Voltage for tRPRE Timing Measurements .....	91
Table 93 — Reference Voltage for tRPST Timing Measurements .....	92
Table 94 — Read AC Timing .....	92
Table 95 — tDQSCK Timing Table .....	93
Table 96 — tDQSCK_rank2rank Timing Table .....	93
Table 97 — Reference Voltage for tWPRE Timing Measurements .....	99
Table 98 — Reference Voltage for tWPST Timing Measurements .....	100
Table 99 — Write AC Timing .....	100
Table 100 — Read and Write Latencies for x16 mode .....	101
Table 101 — Read and Write Latencies for Byte (x8) mode .....	102
Table 102 — WDQS_on / WDQS_off Definition .....	104
Table 103 — WDQS_on / WDQS_off Allowable Variation Range .....	104
Table 104 — DQS turn around parameter .....	105
Table 105 — Timing constraints for Same bank: DQ ODT is Disabled .....	133
Table 106 — Timing constraints for Same bank: DQ ODT is Enabled .....	133
Table 107 — Timing constraints for Different bank: DQ ODT is Disabled .....	134
Table 108 — Timing constraints for Different bank: DQ ODT is Enabled .....	134
Table 109 — Function Behavior of DMI Signal During Write, Masked Write and Read Operation .....	136
Table 110 — Precharge Bank Selection .....	139
Table 111 — LPDDR4 Scaling Parameters Definition .....	142
Table 112 — Timing Between Commands (PRECHARGE and Auto-Precharge) : DQ ODT is Disable ..	148
Table 113 — Timing Between Commands (read w/ AP and write command) :DQ ODT is Enabled .....	153
Table 114 — Bank and Refresh counter increment behavior .....	154
Table 115 — REFRESH Command Scheduling Separation requirements .....	155
Table 116 — Legacy Refresh Command Timing Constraints .....	158
Table 117 — Modified REFRESH Command Timing Constraints .....	158
Table 118 — Refresh Requirement Parameters per die for Dual Channel SDRAM devices .....	161
Table 119 — Refresh Requirement Parameters per die for Single Channel SDRAM devices .....	161
Table 120 — Example of Bank and Segment Masking use in LPDDR4 SDRAM .....	164
Table 121 — AC Timing Table .....	166
Table 122 — DQ output mapping .....	168
Table 123 — Mode Register Read/Write AC timing .....	172
Table 124 — Truth Table for Mode Register Read (MRR) and Mode Register Write (MRW) .....	173
Table 125 — MRR/MRW Timing Constraints: DQ ODT is Disable .....	174

Table 126 — MRR/MRW Timing Constraints: DQ ODT is Enable .....	175
Table 127 — VRCG Enable/Disable Timing .....	177
Table 128 — CA Internal VREF Specifications .....	182
Table 129 — DQ Internal VREF Specifications .....	188
Table 130 — Mapping of MR12 OP Code and DQ Numbers .....	190
Table 131 — Mapping of CA Input pin and DQ Output pin .....	191
Table 132 — Command Bus Training AC Timing .....	196
Table 133 — Command Bus Training Steps .....	199
Table 134 — Mapping of CA Input pin and DQ Output pin .....	200
Table 135 — Command Bus Training AC Timing Table for Mode 1 .....	204
Table 136 — Mapping of CA Input pin and DQ Output pin .....	205
Table 137 — Mapping of CA Input pin and DQ Output pin .....	207
Table 138 — Command Bus Training AC Timing Table for Mode 2 .....	213
Table 139 — Mode Register Function with two physical registers .....	215
Table 140 — Relation between MR Setting and DRAM Operation .....	216
Table 141 — AC Timing Table .....	218
Table 142 — tFC value mapping .....	218
Table 143 — tFC value mapping example .....	218
Table 144 — Write Leveling Timing Parameters .....	223
Table 145 — Write Leveling Setup and Hold Time .....	224
Table 146 — Invert Mask Assignments .....	225
Table 147 — DQ Read Calibration Bit Ordering and Inversion Example .....	228
Table 148 — MR Setting vs. DMI Status .....	229
Table 149 — Invert Mask Assignments .....	230
Table 150 — DQ Read Calibration Bit Ordering and Inversion Example .....	231
Table 151 — MPC [Write FIFO] AC Timing .....	238
Table 152 — DQS Oscillator Matching Error Specification .....	242
Table 153 — DQS Interval Oscillator AC Timing .....	243
Table 154 — Timing Parameters .....	245
Table 155 — TMPC Command Definition .....	247
Table 156 — MPC Command Definition for OP[6:0] .....	247
Table 157 — Timing Constraints for Training Commands .....	250
Table 158 — Temperature Sensor .....	252
Table 159 — ZQCal Timing Parameters .....	254
Table 160 — Pull-down Driver Characteristics, with ZQ Calibration .....	256
Table 161 — Pull-Up Characteristics, with ZQ Calibration .....	256
Table 162 — Valid Calibration Points .....	256
Table 163 — Command Bus ODT State .....	257
Table 164 — ODT DC Electrical Characteristics, assuming RZQ = 240 W +/-1% over the entire operating temperature range after a proper ZQ calibration up to 3200 Mbps .....	259
Table 165 — ODT DC Electrical Characteristics, assuming RZQ = 240 W +/-1% over the entire operating temperature range after a proper ZQ calibration for beyond 3200Mbps .....	260
Table 166 — ODT CA AC Timing .....	261

Table 167 — ODTLon and ODTLoff Latency Values .....	263
Table 168 — Asynchronous ODT Turn On and Turn Off Timing .....	263
Table 169 — DRAM Termination Function in Write Leveling Mode .....	265
Table 170 — ODT DC Electrical Characteristics, assuming RZQ = 240 $\Omega$ +/-1% over the entire operating temperature range after a proper ZQ calibration for up to 3200Mbps. ....	266
Table 171 — ODT DC Electrical Characteristics, assuming RZQ = 240 $\Omega$ +/-1% over the entire operating temperature range after a proper ZQ calibration for beyond 3200Mbps. ....	267
Table 172 — Output Driver and Termination Resistor Sensitivity Definition .....	268
Table 173 — Output Driver and Termination Resistor Temperature and Voltage Sensitivity .....	268
Table 174 — Power-Down AC Timing .....	275
Table 175 — Command Truth Table .....	278
Table 176 — Refresh Management Parameters.....	280
Table 177 — RFM Operation Examples (One Bank) . . . . .	282
Table 178 — PPR Timing Parameters .....	284
Table 179 — Absolute Maximum DC Ratings .....	285
Table 180 — Recommended DC Operating Conditions.....	286
Table 181 — Input Leakage Current .....	286
Table 182 — Input/Output Leakage Current .....	286
Table 183 — Operating Temperature Range .....	286
Table 184 — LPDDR4 Input Level for CKE.....	287
Table 185 — LPDDR4 Input Level for Reset_n and ODT_CA.....	287
Table 186 — LPDDR4 AC Over/Undershoot .....	288
Table 187 — CK differential input voltage .....	289
Table 188 — Clock Single-Ended input voltage .....	291
Table 189 — Differential Input Slew Rate Definition for CK_t, CK_c .....	292
Table 190 — Differential Input Level for CK_t, CK_c .....	292
Table 191 — Differential Input Slew Rate for CK_t, CK_c .....	292
Table 192 — Cross point voltage for differential input signals (Clock) .....	293
Table 193 — DQS differential input voltage .....	294
Table 194 — DQS Single-Ended input voltage .....	296
Table 195 — Differential Input Slew Rate Definition for DQS_t, DQS_c.....	297
Table 196 — Differential Input Level for DQS_t, DQS_c.....	297
Table 197 — Differential Input Slew Rate for DQS_t, DQS_c.....	297
Table 198 — Cross point voltage for differential input signals (DQS) .....	298
Table 199 — LPDDR4 Input Level for ODT(ca) .....	299
Table 200 — Output Slew Rate (single-ended).....	299
Table 201 — Differential Output Slew Rate.....	300
Table 202 — AC Overshoot/Undershoot Specification .....	301
Table 203 — Input/output capacitance .....	305
Table 204 — Definition of Switching for CA Input Signals.....	306
Table 205 — CA pattern for IDD4R for BL=16 .....	306
Table 206 — CA pattern for IDD4W for BL=16 .....	307
Table 207 — Data Pattern for IDD4W (DBI off) for BL=16 .....	308

Table 208 — Data Pattern for IDD4R (DBI off) for BL=16.....	309
Table 209 — Data Pattern for IDD4W (DBI on) for BL=16 .....	310
Table 210 — Data Pattern for IDD4R (DBI on) for BL=16.....	311
Table 211 — CA pattern for IDD4R for BL=32 .....	312
Table 212 — CA pattern for IDD4W for BL=32 .....	313
Table 213 — Data Pattern for IDD4W (DBI off) for BL=32 .....	314
Table 214 — Data Pattern for IDD4R (DBI off) for BL=32.....	316
Table 215 — Data Pattern for IDD4W (DBI on) for BL=32 .....	318
Table 216 — Data Pattern for IDD4R (DBI on) for BL=32.....	320
Table 217 — LPDDR4 IDD Specification Parameters and Operating Conditions.....	322
Table 218 — Clock AC Timings .....	327
Table 219 — Temperature Derating AC Timing .....	328
Table 220 — DRAM CMD/ADR, CS.....	331
Table 221 — Read output timings .....	334
Table 222 — DRAM DQs In Receive Mode .....	339

## Figures

Figure 1 — Dual channel die .....	2
Figure 2 — Single channel die .....	3
Figure 3 — Two Byte mode die configuration .....	4
Figure 4 — Mixed package configuration example .....	23
Figure 5 — ZQ Wiring Overview.....	24
Figure 6 — LPDDR4:Simplified Bus Interface State Diagram - Sheet 1 .....	36
Figure 7 — LPDDR4:Simplified Bus Interface State Diagram - Sheet 2 .....	37
Figure 8 — Power Ramp and Initialization Sequence .....	39
Figure 9 — Dual channel die configuration example.....	68
Figure 10 — ACTIVATE Command.....	77
Figure 11 — tFAW Timing .....	78
Figure 12 — DQS Read Preamble and Postamble: Toggling Preamble and 0.5nCK Postamble.....	81
Figure 13 — DQS Read Preamble and Postamble: Static Preamble and 1.5nCK Postamble.....	81
Figure 14 — Burst Read Timing.....	83
Figure 15 — Burst Read followed by Burst Write or Burst Mask Write .....	84
Figure 16 — Seamless Burst Read .....	85
Figure 17 — Read Timing .....	86
Figure 18 — tLZ(DQS) method for calculating transitions and end point.....	87
Figure 19 — tHZ(DQS) method for calculating transitions and end point .....	88
Figure 20 — tLZ(DQ) method for calculating transitions and end point .....	89
Figure 21 — tHZ(DQ) method for calculating transitions and end point.....	90
Figure 22 — Method for calculating tRPRE transitions and endpoints.....	91
Figure 23 — Method for calculating tRPRE transitions and endpoints.....	91
Figure 24 — Method for calculating tRPST transitions and endpoints.....	92
Figure 25 — DQS Write Preamble and Postamble: 0.5nCK Postamble .....	94
Figure 26 — DQS Write Preamble and Postamble: 1.5nCK Postamble .....	95
Figure 27 — Burst Write Operation .....	96
Figure 28 — Burst Write Followed by Burst Read.....	97
Figure 29 — Write Timing.....	98
Figure 30 — Method for calculating tWPST transitions and endpoints.....	99
Figure 31 — Method for calculating tWPST transitions and endpoints .....	100
Figure 32 — WDQS Control Mode 1 - Read Based Control .....	103
Figure 33 — Burst Write Operation .....	105
Figure 34 — Burst Read followed by Burst Write or Burst Mask Write (ODT Disable) .....	105
Figure 35 — Burst Read followed by Burst Write or Burst Mask Write (ODT Enable) .....	106
Figure 36 — Seamless Reads Operation: tCCD = Min, Preamble = Toggle, 1.5nCK Postamble.....	107
Figure 37 — Consecutive Reads Operation: tCCD = Min +1, Preamble = Toggle, 1.5nCK Postamble...	108
Figure 38 — Consecutive Reads Operation: tCCD = Min +1, Preamble = Toggle, 0.5nCK Postamble...	109
Figure 39 — Consecutive Reads Operation: tCCD = Min +1, Preamble = Static, 1.5nCK Postamble.....	110
Figure 40 — Consecutive Reads Operation: tCCD = Min +1, Preamble = Static, 0.5nCK Postamble.....	111
Figure 41 — Consecutive Reads Operation: tCCD = Min +2, Preamble = Toggle, 1.5nCK Postamble...	112
Figure 42 — Consecutive Reads Operation: tCCD = Min +2, Preamble = Toggle, 0.5nCK Postamble...	113
Figure 43 — Consecutive Reads Operation: tCCD = Min +2, Preamble = Static, 1.5nCK Postamble.....	114
Figure 44 — Consecutive Reads Operation: tCCD = Min +2, Preamble = Static, 0.5nCK Postamble.....	115
Figure 45 — Consecutive Reads Operation: tCCD = Min +3, Preamble = Toggle, 1.5nCK Postamble...	116
Figure 46 — Consecutive Reads Operation: tCCD = Min +3, Preamble = Toggle, 0.5nCK Postamble...	117
Figure 47 — Consecutive Reads Operation: tCCD = Min +3, Preamble = Static, 1.5nCK Postamble.....	118
Figure 48 — Consecutive Reads Operation: tCCD = Min +3, Preamble = Static, 0.5nCK Postamble.....	119
Figure 49 — Seamless Writes Operation: tCCD = Min, 0.5nCK Postamble .....	120
Figure 50 — Seamless Writes Operation: tCCD = Min, 1.5nCK Postamble, 533MHz < Clock Freq. £	



800MHz, ODT Worst Timing Case .....	121
Figure 51 — Seamless Writes Operation: tCCD = Min, 1.5nCK Postamble .....	122
Figure 52 — Consecutive Writes Operation: tCCD = Min + 1, 0.5nCK Postamble .....	123
Figure 53 — Consecutive Writes Operation: tCCD = Min + 1, 1.5nCK Postamble .....	124
Figure 54 — Consecutive Writes Operation: tCCD = Min + 2, 0.5nCK Postamble .....	125
Figure 55 — Consecutive Writes Operation: tCCD = Min + 2, 1.5nCK Postamble .....	126
Figure 56 — Consecutive Writes Operation: tCCD = Min + 3, 0.5nCK Postamble .....	127
Figure 57 — Consecutive Writes Operation: tCCD = Min + 3, 1.5nCK Postamble .....	128
Figure 58 — Consecutive Writes Operation: tCCD = Min + 4, 1.5nCK Postamble .....	129
Figure 59 — Masked Write Command - Same Bank .....	131
Figure 60 — Masked Write Command - Different Bank .....	132
Figure 61 — Masked Write Command w/ Write DBI Enabled; DM Enabled .....	137
Figure 62 — Write Command w/ Write DBI Enabled; DM Disabled .....	138
Figure 63 — Burst READ followed by PRECHARGE (Shown with BL16, 2tCK pre-ambble).....	140
Figure 64 — Burst READ followed by PRECHARGE (Shown with BL32, 2tCK pre-ambble).....	140
Figure 65 — Burst WRITE Followed by PRECHARGE (Shown with BL16, 2tCK pre-ambble).....	141
Figure 66 — Burst READ with Auto-Precharge (Shown with BL16, 2tCK pre-ambble).....	144
Figure 67 — Burst READ with Auto-Precharge (Shown with BL32, 2tCK pre-ambble).....	144
Figure 68 — Burst WRITE with Auto-Precharge (Shown with BL16, 2tCK pre-ambble).....	145
Figure 69 — Command Input Timing with RAS lock .....	146
Figure 70 — Delay time from Write to Read with Auto-Precharge .....	147
Figure 71 — All Bank Refresh Operation .....	156
Figure 72 — Per Bank Refresh to a different bank Operation .....	156
Figure 73 — Per Bank Refresh to the same bank Operation .....	157
Figure 74 — Postponing Refresh Commands (Example) .....	159
Figure 75 — Pulling-in Refresh Commands (Example).....	159
Figure 76 — Burst Read operation followed by Per Bank Refresh .....	160
Figure 77 — Burst Read with Auto-Precharge operation followed by Per Bank Refresh.....	160
Figure 78 — Self Refresh Entry and Exit.....	162
Figure 79 — Self Refresh Entry/Exit Timing.....	163
Figure 80 — Self Refresh Entry/Exit Timing with Power Down Entry/Exit.....	163
Figure 81 — Command input timings after Power Down Exit during Self Refresh.....	165
Figure 82 — tESCKE Timing.....	166
Figure 83 — MRR, MRW and MPC Commands Issuing Timing during tXSR.....	167
Figure 84 — MRR, MRW and MPC Commands Issuing Timing during tRFC.....	167
Figure 85 — Mode Register Read Operation .....	169
Figure 86 — READ to MRR Timing .....	170
Figure 87 — Write to MRR Timing .....	171
Figure 88 — MRR Following Power-Down.....	171
Figure 89 — Mode Register Write Timing .....	173
Figure 90 — VRCG Enable timing.....	176
Figure 91 — VRCG Disable timing.....	176
Figure 92 — VREF operating range (VREFmin, VREFmax).....	177
Figure 93 — Example of VREF set tolerance (max case only shown) and step size.....	178
Figure 94 — VREF_time for Short, Middle and Long Timing Diagram.....	179
Figure 95 — VREF step single step size increment case .....	180

Figure 96 — VREF step single step size decrement case .....	180
Figure 97 — VREF full step from VREFmin to VREFmax case .....	181
Figure 98 — VREF full step from VREFmax to VREFmin case .....	181
Figure 99 — VREF operating range(VREFmin, VREFmax).....	183
Figure 100 — Example of VREF set tolerance (max case only shown) and step size.....	184
Figure 101 — VREF_time for Short, Middle and Long Timing Diagram.....	185
Figure 102 — VREF step single step size increment case .....	186
Figure 103 — VREF step single step size decrement case .....	186
Figure 104 — VREF full step from VREFmin to VREFmax case .....	187
Figure 105 — VREF full step from VREFmax to VREFmin case .....	187
Figure 106 — Entering Command Bus Training Mode and CA Training Pattern Input and Output with VREF- CA Value Update .....	192
Figure 107 — Consecutive VREFCA Value Update.....	193
Figure 108 — Exiting Command Bus Training Mode with Valid Command .....	194
Figure 109 — Exiting Command Bus Training Mode with Power Down Entry .....	195
Figure 110 — Entering Command Bus Training Mode and CA Training Pattern Input and Output .....	201
Figure 111 — Exiting Command Bus Training Mode with Valid Command .....	202
Figure 112 — Exiting Command Bus Training Mode with Power Down Entry .....	203
Figure 113 — Entering Command Bus Training Mode and CA Training Pattern Input with VrefCA Value Up- date .....	208
Figure 114 — CA pattern Input/Output to Vref setting Input.....	209
Figure 115 — Consecutive CA training pattern Input/Output .....	210
Figure 116 — Exiting Command Bus Training Mode .....	211
Figure 117 — DQS ODT Timing during Command Bus Training Mode 2 .....	212
Figure 118 — Frequency Set Point Switching Timing .....	217
Figure 119 — Training Two Frequency Set-Points .....	219
Figure 120 — Switching Between Two Trained Frequency Set-Points .....	219
Figure 121 — Switching to a Third Trained Frequency Set-Point .....	220
Figure 122 — Write Leveling Timing, tDQSL(max) .....	222
Figure 123 — Write Leveling Timing, tDQSL(min) .....	222
Figure 124 — Clock Stop and Timing during Write Leveling.....	223
Figure 125 — DQS_t/DQS_c to CK_t/CK_c timings at the DRAM pins referenced from the internal latch ... 224	224
Figure 126 — DQ Read Training Timing: Read to Read DQ Calibration .....	226
Figure 127 — DQ Read Training Timing: Read DQ Cal. to Read DQ Cal. / Read.....	227
Figure 128 — MPC Read DQ Calibration Following Power-Down State .....	229
Figure 129 — Write to MPC [Write FIFO] Operation Timing .....	234
Figure 130 — MPC [Write FIFO] to MPC [Read FIFO] Timing.....	235
Figure 131 — MPC [Read FIFO] to Read Timing.....	236
Figure 132 — MPC [Write FIFO] with DQ ODT Timing .....	237
Figure 133 — Power Down Exit to MPC [Write FIFO] Timing .....	238
Figure 134 — Interval oscillator offset OSCoffset .....	241
Figure 135 — In case of DQS Interval Oscillator is stopped by MPC Command.....	243
Figure 136 — In case of DQS Interval Oscillator is stopped by DQS interval timer .....	243
Figure 137 — Read Preamble Training.....	245
Figure 138 — MPC [WRITE FIFO] Operation : tWPRE=2nCK, tWPST=0.5nCK.....	248
Figure 139 — MPC [RD FIFO] Read Operation : tWPRE=2nCK, tWPST=0.5nCK, tRPRE=toggling, tRPST=1.5nCK .....	248
Figure 140 — MPC [RD FIFO] Operation : tRPRE=toggling, tRPST=1.5nCK .....	249
Figure 141 — Temp Sensor Timing .....	253
Figure 142 — ZQCal Timing.....	254
Figure 143 — Functional Representation of CA ODT .....	257

Figure 144 — On Die Termination for CA .....	258
Figure 145 — ODT for Command/Address setting update timing in 4 Clock Cycle Command.....	261
Figure 146 — Functional Representation of ODT .....	262
Figure 147 — Asynchronous ODTon/ODToff Timing .....	264
Figure 148 — On Die Termination.....	265
Figure 149 — Basic Power-Down Entry and Exit Timing .....	270
Figure 150 — Read and Read with Auto-Precharge to Power-Down Entry .....	270
Figure 151 — Write and Mask Write to Power-Down Entry .....	271
Figure 152 — Write with Auto-Precharge and Mask Write with Auto-Precharge to Power-Down Entry ..	271
Figure 153 — Refresh entry to Power-Down Entry .....	272
Figure 154 — Activate Command to Power-Down Entry .....	272
Figure 155 — Precharge Command to Power-Down Entry.....	273
Figure 156 — Mode Register Read to Power-Down Entry.....	273
Figure 157 — Mode Register Write to Power-Down Entry .....	274
Figure 158 — Multi-Purpose Command for Start ZQ Calibration to Power-Down Entry .....	274
Figure 159 — tCMDCKE Timing .....	275
Figure 160 — PPR Timing.....	284
Figure 161 — LPDDR4 Input AC timing definition for CKE .....	287
Figure 162 — <b>LPDDR4 Input AC timing definition for Reset_n and ODT_CA .....</b>	<b>287</b>
Figure 163 — AC Overshoot and Undershoot Definition for Address and Control Pins.....	288
Figure 164 — CK Differential Input Voltage .....	289
Figure 165 — Definition of differential Clock Peak Voltage.....	290
Figure 166 — Clock Single-Ended Input Voltage .....	291
Figure 167 — Differential Input Slew Rate Definition for CK_t, CK_c .....	292
Figure 168 — Vix Definition (Clock) .....	293
Figure 169 — DQS Differential Input Voltage.....	294
Figure 170 — Definition of differential DQS Peak Voltage .....	295
Figure 171 — DQS Single-Ended Input Voltage .....	296
Figure 172 — Differential Input Slew Rate Definition for DQS_t, DQS_c.....	297
Figure 173 — Vix Definition (DQS).....	298
Figure 174 — Single Ended Output Slew Rate Definition .....	299
Figure 175 — Differential Output Slew Rate Definition .....	300
Figure 176 — Overshoot and Undershoot Definition.....	301
Figure 177 — Driver Output Reference Load for Timing and Slew Rate .....	302
Figure 178 — LVSTL I/O Cell.....	303
Figure 179 — Pull-down calibration.....	303
Figure 180 — Pull-up calibration .....	304
Figure 181 — CA Receiver (Rx) mask .....	329
Figure 182 — Across pin VREFCA voltage variation .....	329
Figure 183 — CA Timings at the DRAM Pins.....	330
Figure 184 — CA TcIPW and SRIN_cIVW definition (for each input pulse).....	330
Figure 185 — CA VIH <sub>L</sub> _AC definition (for each input pulse).....	331
Figure 186 — Read data timing definitions tQH and tDQSQ across all DQ signals per DQS group .....	332
Figure 187 — Read data timing tQW valid window defined per DQ signal .....	333
Figure 188 — DQ Receiver(Rx) mask.....	336
Figure 189 — Across pin Vref DQ voltage variation.....	336
Figure 190 — DQ to DQS tDQS2DQ and tDQ2DQ Timings at the DRAM pins referenced from the internal latch .....	337
Figure 191 — DQ TdIPW and SRIN_dIVW definition (for each input pulse).....	338
Figure 192 — DQ VIH <sub>L</sub> _AC definition (for each input pulse) .....	338

---

## **1 Scope**

---

This document defines the LPDDR4 standard, including features, functionalities, AC and DC characteristics, packages, and ball/signal assignments. The purpose of this specification is to define the minimum set of requirements for a JEDEC compliant 16 bit per channel SDRAM device with either one or two channels. LPDDR4 dual channel device density ranges from 4 Gb through 32 Gb and single channel density ranges from 2 Gb through 16 Gb. This document was created using aspects of the following standards: DDR2 (JESD79-2), DDR3 (JESD79-3), DDR4 (JESD79-4), LPDDR (JESD209), LPDDR2 (JESD209-2) and LPDDR3 (JESD209-3).


Each aspect of the standard was considered and approved by committee ballot(s). The accumulation of these ballots was then incorporated into JEDEC Board Ballot JCB-19-019 to prepare the LPDDR4 standard.

## 2 Die configuration, Package ballout & Pin Definition

### 2.1 Die configuration

LPDDR4 SDRAM supports six die configurations. Figure 1 and Figure 2 show the pad signals used for each configuration. The channel numbers and the data bus configuration is defined by the DRAM manufacturer and cannot be changed by the system.

1. Dual channel die
  - a) Standard - 16-bit width
  - b) Byte-mode (lower byte) - 8-bit width
  - c) Byte-mode (upper byte) - 8-bit width
2. Single channel die
  - a) Standard - 16-bit width
  - b) Byte-mode (lower byte) - 8-bit width
  - c) Byte-mode (upper byte) - 8-bit width



**Figure 1 — Dual channel die**

2.1 Die configuration (Cont'd)





Figure 2 — Single channel die

Two byte-mode (one lower byte and one upper byte) die of a given density can be logically and physically combined into a 16-bit standard configuration with twice the given density. See Figure 3 for an example. Configurations using byte mode die differ from standard configurations in other characteristics such as latency, calibration considerations and total loading.

2.1 Die configuration (Cont'd)



Note:  
1. This figure is an example where two dual-channel byte mode dies are combined.

Figure 3 — Two Byte mode die configuration

## 2.2 Pad Order

### 2.2.1 Pad Order for dual channel

Ch. A Top	
1	VDD2
2	VSS
3	VDD1
4	VDD2
5	VSS
6	VSSQ
7	DQ8_A
8	VDDQ
9	DQ9_A
10	VSSQ
11	DQ10_A
12	VDDQ
13	DQ11_A
14	VSSQ
15	DQS1_t_A
16	DQS1_c_A
17	VDDQ
18	DMI1_A
19	VSSQ
20	DQ12_A
21	VDDQ
22	DQ13_A
23	VSSQ
24	DQ14_A
25	VDDQ
26	DQ15_A
27	VSSQ
28	ZQ
29	VDDQ
30	VDD2
31	VDD1
32	VSS
33	CA5_A
34	CA4_A
35	VDD2
36	CA3_A
37	CA2_A
38	VSS
39	CK_c_A
40	CK_t_A

41	VDD2
42	CKE_A
43	CS_A
44	VSS
45	CA1_A
46	CA0_A
47	VDD2
48	ODT(ca)_A
49	VSS
50	VDD1
51	VSSQ
52	DQ7_A
53	VDDQ
54	DQ6_A
55	VSSQ
56	DQ5_A
57	VDDQ
58	DQ4_A
59	VSSQ
60	DMI0_A
61	VDDQ
62	DQS0_c_A
63	DQS0_t_A
64	VSSQ
65	DQ3_A
66	VDDQ
67	DQ2_A
68	VSSQ
69	DQ1_A
70	VDDQ
71	DQ0_A
72	VSSQ
73	VSS
74	VDD2
75	VDD1
76	VSS
77	VDD2
Ch. A Bottom	

Ch. B Top	
101	VDD2
102	VSS
103	VDD1
104	VDD2
105	VSS
106	VSSQ
107	DQ8_B
108	VDDQ
109	DQ9_B
110	VSSQ
111	DQ10_B
112	VDDQ
113	DQ11_B
114	VSSQ
115	DQS1_t_B
116	DQS1_c_B
117	VDDQ
118	DMI1_B
119	VSSQ
120	DQ12_B
121	VDDQ
122	DQ13_B
123	VSSQ
124	DQ14_B
125	VDDQ
126	DQ15_B
127	VSSQ
128	RESET_n
129	VDDQ
130	VDD2
131	VDD1
132	VSS
133	CA5_B
134	CA4_B
135	VDD2
136	CA3_B
137	CA2_B
138	VSS
139	CK_c_B
140	CK_t_B

141	VDD2
142	CKE_B
143	CS_B
144	VSS
145	CA1_B
146	CA0_B
147	VDD2
148	ODT(ca)_B
149	VSS
150	VDD1
151	VSSQ
152	DQ7_B
153	VDDQ
154	DQ6_B
155	VSSQ
156	DQ5_B
157	VDDQ
158	DQ4_B
159	VSSQ
160	DMI0_B
161	VDDQ
162	DQS0_c_B
163	DQS0_t_B
164	VSSQ
165	DQ3_B
166	VDDQ
167	DQ2_B
168	VSSQ
169	DQ1_B
170	VDDQ
171	DQ0_B
172	VSSQ
173	VSS
174	VDD2
175	VDD1
176	VSS
177	VDD2
Ch. B Bottom	

NOTE 1 Applications are recommended to follow bit/byte assignments. Bit or Byte swapping at the application level requires review of MR and calibration features assigned to specific data bits/bytes.

NOTE 2 Additional pads are allowed for DRAM mfg-specific pads ("DNU"), or additional power pads as long as the extra pads are grouped with like-named pads.



**2.2.2 Pad Order for single channel**

TOP			
1	VDD2	40	CK_c
2	VSS	41	CK_t
3	VDD1	42	VDD2
4	VDD2	43	CKE
5	VSS	44	CS
6	VSSQ	45	VSS
7	DQ8	46	CA1
8	VDDQ	47	CA0
9	DQ9	48	VDD2
10	VSSQ	49	ODT(ca)
11	DQ10	50	VSS
12	VDDQ	51	VDD1
13	DQ11	52	VSSQ
14	VSSQ	53	DQ7
15	DQS1_t	54	VDDQ
16	DQS1_c	55	DQ6
17	VDDQ	56	VSSQ
18	DMI1	57	DQ5
19	VSSQ	58	VDDQ
20	DQ12	59	DQ4
21	VDDQ	60	VSSQ
22	DQ13	61	DMI0
23	VSSQ	62	VDDQ
24	DQ14	63	DQS0_c
25	VDDQ	64	DQS0_t
26	DQ15	65	VSSQ
27	VSSQ	66	DQ3
28	ZQ	67	VDDQ
29	VDDQ	68	DQ2
30	VDD2	69	VSSQ
31	RESET_n	70	DQ1
32	VDD1	71	VDDQ
33	VSS	72	DQ0
34	CA5	73	VSSQ
35	CA4	74	VSS
36	VDD2	75	VDD2
37	CA3	76	VDD1
38	CA2	77	VSS
39	VSS	78	VDD2
		Bottom	

NOTE 1 Applications are recommended to follow bit/byte assignments. Bit or Byte swapping at the application level requires review of MR and calibration features assigned to specific data bits/bytes.

NOTE 2 Additional pads are allowed for DRAM mfg-specific pads ("DNU"), or additional power pads as long as the extra pads are grouped with like-named pads.

NOTE 3 A RESET\_n pad is added. The RESET\_n pad location is vendor specific. See vendor device data sheets for details about RESET\_n pad location.

## 2.3 Package Ballout

### 2.3.1 272 ball 15 mm x 15 mm 0.4 mm pitch, Quad-Channel POP FBGA (top view) Using Variation VFFCDB for MO-273

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36
A	DNU	VSS	VDD1	CA4_a	VDDQ	ZQ1_a	VDDQ	DQ15_a	VDD2	DQ13_a	VDD2	DMI1_a	VDDQ	DQS1_c_a	VDDQ	DQ10_a	VSS	DQ8_a	DQ0_c	VDD1	DQ2_c	VDDQ	DQS0_c_c	VDDQ	DQ4_c	VDD2	DQ5_c	VDD2	DQ7_c	VDDQ	CA0_c	VDDQ	CS1_c	VDD1	VSS	DNU
B	VSS	VDD2	CA3_a	VSS	CA5_a	VSS	ZQ0_a	VSS	DQ14_a	VSS	DQ12_a	VSS	DQS1_t_a	VSS	DQ11_a	VSS	DQ9_a	VDD2	VSS	DQ1_c	VSS	DQ3_c	VSS	DQS0_t_c	VSS	DMI0_c	VSS	DQ6_c	VSS	ODTca_c	VSS	CA1_c	VSS	CS0_c	VDD2	VSS
C	CA2_a	CK_c_a																																	CKE0_c	CKE1_c
D	VDD2	CK_t_a																																	CK_t_c	VDD2
E	CKE0_a	VSS																																	VSS	CK_c_c
F	CKE1_a	CS0_a																																	CA2_c	CA3_c
G	VDD2	CS1_a																																	CA4_c	VDD2
H	CA1_a	VSS																																	VSS	CA5_c
J	CA0_a	ODTca_a																																	ZQ0_c	ZQ1_c
K	VDDQ	DQ7_a																																	DQ15_c	VDDQ
L	DQ6_a	VSS																																	VSS	DQ14_c
M	DQ5_a	DQ4_a																																	DQ12_c	DQ13_c
N	VDDQ	DMI0_a																																	DMI1_c	VDDQ
P	DQS0_c_a	VSS																																	VSS	DQS1_c_c
R	DQ3_a	DQS0_t_a																																	DQS1_t_c	DQ11_c
T	VDDQ	DQ2_a																																	DQ10_c	VDDQ
U	DQ1_a	VSS																																	VSS	DQ9_c
V	VDD1	DQ0_a																																	DQ8_c	VDD1
W	DQ0_b	VDD2																																	VDD2	DQ8_d
Y	DQ1_b	VSS																																	VSS	DQ9_d
AA	VDDQ	DQ2_b																																	DQ10_d	VDDQ
AB	DQ3_b	DQS0_t_b																																	DQS1_t_d	DQ11_d
AC	DQS0_c_b	VSS																																	VSS	DQS1_c_d
AD	VDDQ	DMI0_b																																	DMI1_d	VDDQ
AE	DQ5_b	DQ4_b																																	DQ12_d	DQ13_d
AF	DQ6_b	VSS																																	VSS	DQ14_d
AG	VDDQ	DQ7_b																																	DQ15_d	VDDQ
AH	CA0_b	ODTca_b																																	NC	NC
AJ	CA1_b	VSS																																	VSS	CA5_d
AK	VDD2	CS1_b																																	CA4_d	VDD2
AL	CKE1_b	CS0_b																																	CA2_d	CA3_d
AM	CKE0_b	VSS																																	VSS	CK_c_d
AN	VDD2	CK_t_b																																	CK_t_d	VDD2
AP	CA2_b	CK_c_b																																	CKE0_d	CKE1_d
AR	VSS	VDD2	CA3_b	VSS	CA5_b	VSS	RESET_n	VSS	DQ14_b	VSS	DMI1_b	VSS	DQS1_t_b	VSS	DQ11_b	VSS	DQ9_b	VDD2	VSS	DQ1_d	VSS	DQ3_d	VSS	DQS0_t_d	VSS	DQ4_d	VSS	DQ6_d	VSS	ODTca_d	VSS	CA1_d	VSS	CS0_d	VDD2	VSS
AT	DNU	VSS	VDD1	CA4_b	VDDQ	NC	VDDQ	DQ15_b	VDD2	DQ13_b	VDD2	DQ12_b	VDDQ	DQS1_c_b	VDDQ	DQ10_b	VSS	DQ8_b	DQ0_d	VDD1	DQ2_d	VDDQ	DQS0_c_d	VDDQ	DMI0_d	VDD2	DQ5_d	VDD2	DQ7_d	VDDQ	CA0_d	VDDQ	CS1_d	VDD1	VSS	DNU

NOTE 1 15 mm x 15 mm, 0.4 mm pitch.

NOTE 2 272 ball count, 36 rows.

NOTE 3 Top View, A1 in top left corner.

NOTE 4 ODT(ca)\_[x] balls are wired to ODT(ca)\_[x] pads of Rank 0 DRAM die. ODT(ca)\_[x] pads for other ranks (if present) are disabled in the package.

NOTE 5 Package Channel a and Channel c shall be assigned to die Channel A of different DRAM die.

NOTE 6 Die pad VSS and VSSQ signals are combined to VSS package balls.

NOTE 7 Package requires dual channel die or functional equivalent of single channel die-stack.

### 2.3.2 LPDDR4 34x34 Quad x16 Channel (Fits 14x14 0.4 mm pitch) - Using MO-317A

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	
A	NC	VDD2	DQ3_A	VSS	DQ5_A	ODT(ca)_A	CA0_A	CS1_A	CKE1_A	CA2_A	VSS	VSS	DQ13_A	VDD2	VDD1	DQ10_A	ZQ1_A	ZQ1_D	DQ10_C	VDD1	VDD2	DQ13_C	VSS	VSS	CA2_C	CKE1_C	CS1_C	CA0_C	ODT(ca)_C	DQ5_C	VSS	DQ3_C	VDD2	NC	A
B	VSS	DQ2_A	VDDQ	DM10_A	VDDQ	DQ7_A	VDD2	CS0_A	CKE0_A	VDD2	CA4_A	DQ15_A	VDDQ	DM1_A	DQ11_A	VSS	ZQ0_A	ZQ0_D	VSS	DQ11_C	DM1_C	VDDQ	DQ15_C	CA4_C	VDD2	CKE0_C	CS0_C	VDD2	DQ7_C	VDDQ	DM10_C	VDDQ	DQ2_C	VSS	B
C	DQ0_A	VDDQ	VSS	VSS	DQ4_A	VDDQ	CA1_A	VDD2	VSS	CA3_A	VSS	VDDQ	DQ12_A	VSS	VDDQ	DQ9_A	RESET_n	RFU	DQ9_C	VDDQ	VSS	DQ12_C	VDDQ	VSS	CA3_C	VSS	VDD2	CA1_C	VDDQ	DQ4_C	VSS	VSS	VDDQ	DQ0_C	C
D	VDD1	DQ1_A	DQ50_t_A	DQ50_c_A	VSS	DQ6_A	VSS	CK_t_A	CK_c_A	VSS	CA5_A	DQ14_A	VSS	DQ51_c_A	DQ51_t_A	VDDQ	DQ8_A	DQ8_C	VDDQ	DQ51_t_C	DQ51_c_C	VSS	DQ14_C	CA5_C	VSS	CK_c_C	CK_t_C	VSS	DQ6_C	VSS	DQ50_c_C	DQ50_t_C	DQ1_C	VDD1	D
E	VDD2	VSS																															VSS	VDD2	E
F	VDD2	VDD2																															VDD2	VDD2	F
G	VSS	VSS																															VSS	VSS	G
H	RFU	RFU																															RFU	RFU	H
J	RFU	RFU																															RFU	RFU	J
K	RFU	RFU																															RFU	RFU	K
L	RFU	RFU																															RFU	RFU	L
M	RFU	RFU																															RFU	RFU	M
N	RFU	RFU																															RFU	RFU	N
P	RFU	RFU																															RFU	RFU	P
R	RFU	RFU																															RFU	RFU	R
T	RFU	RFU																															RFU	RFU	T
U	RFU	RFU																															RFU	RFU	U
V	RFU	RFU																															RFU	RFU	V
W	RFU	RFU																															RFU	RFU	W
Y	RFU	RFU																															RFU	RFU	Y
AA	RFU	RFU																															RFU	RFU	AA
AB	RFU	RFU																															RFU	RFU	AB
AC	RFU	RFU																															RFU	RFU	AC
AD	RFU	RFU																															RFU	RFU	AD
AE	RFU	RFU																															RFU	RFU	AE
AF	RFU	RFU																															RFU	RFU	AF
AG	RFU	RFU																															RFU	RFU	AG
AH	VSS	VSS																															VSS	VSS	AH
AJ	VDD2	VDD2																															VDD2	VDD2	AJ
AK	VDD2	VSS																															VSS	VDD2	AK
AL	VDD1	DQ1_B	DQ50_t_B	DQ50_c_B	VSS	DQ6_B	VSS	CK_t_B	CK_c_B	VSS	CA5_B	DQ14_B	VSS	DQ51_c_B	DQ51_t_B	VDDQ	DQ8_B	DQ8_D	VDDQ	DQ51_t_D	DQ51_c_D	VSS	DQ14_D	CA5_D	VSS	CK_c_D	CK_t_D	VSS	DQ6_D	VSS	DQ50_c_D	DQ50_t_D	DQ1_D	VDD1	AL
AM	DQ0_B	VDDQ	VSS	VSS	DQ4_B	VDDQ	CA1_B	VDD2	VSS	CA3_B	VSS	VDDQ	DQ12_B	VSS	VDDQ	DQ9_B	VDD2	VDD2	DQ9_D	VDDQ	VSS	DQ12_D	VDDQ	VSS	CA3_D	VSS	VDD2	CA1_D	VDDQ	DQ4_D	VSS	VSS	VDDQ	DQ0_D	AM
AN	VSS	DQ2_B	VDDQ	DM10_B	VDDQ	DQ7_B	VDD2	CS0_B	CKE0_B	VDD2	CA4_B	DQ15_B	VDDQ	DM1_B	DQ11_B	VSS	RFU	RFU	VSS	DQ11_D	DM1_D	VDDQ	DQ15_D	CA4_D	VDD2	CKE0_D	CS0_D	VDD2	DQ7_D	VDDQ	DM10_D	VDDQ	DQ2_D	VSS	AN
AP	NC	VDD2	DQ3_B	VSS	DQ5_B	ODT(ca)_B	CA0_B	CS1_B	CKE1_B	CA2_B	VSS	VSS	DQ13_B	VDD2	VDD1	DQ10_B	RFU	RFU	DQ10_D	VDD1	VDD2	DQ13_D	VSS	VSS	CA2_D	CKE1_D	CS1_D	CA0_D	ODT(ca)_D	DQ5_D	VSS	DQ3_D	VDD2	NC	AP

NOTE 1 14 mm x 14 mm, 0.4 mm pitch.

NOTE 2 376 ball count, 34 rows.

NOTE 3 Top View, A1 in top left corner.


NOTE 4 ODT(ca)\_[x] balls are wired to ODT(ca)\_[x] pads of Rank 0 DRAM die. ODT(ca)\_[x] pads for other ranks (if present) are disabled in the package.

NOTE 5 Package Channel a and Channel d shall be assigned to die Channel A of different LPDDR4 die.

NOTE 6 DRAM die pad VSS and VSSQ signals are combined to VSS package balls.

NOTE 7 Package requires dual channel die or functional equivalent of single channel die-stack.

## 2.3.3 144 ball ePoP MCP One-Channel FBGA (top view) using MO-323A



NOTE 1 0.4 mm pitch, 2 rows.

NOTE 2 Top View, A1 in top left corner.

NOTE 3 Body size: 8 mm x 9.5 mm

NOTE 4 ODT(ca)\_A balls are wired to ODT(ca)\_A pads of Rank 0 DRAM die. ODT(ca) pads for other ranks (if present) are disabled in the package.

NOTE 5 DRAM die pad VSS and VSSQ signals are combined to VSS package balls.

NOTE 6 The flash ball-out supports eMMC 5.x

NOTE 7 Vendor specific function (VSF) - this terminal should not have any external electrical connections, but it may have an internal connection. The terminal may be routed to provide accessibility and may be used for general purpose vendor specific operations.

## 2.3.4 200 Ball Packages

## 2.3.4.1 200 Ball x32 Discrete Package, 0.80 mm x 0.65 mm using MO-311

0.80 mm Pitch												
	1	2	3	4	5	6	7	8	9	10	11	12
A	DNU	DNU	VSS	VDD2	ZQ0			ZQ1	VDD2	VSS	DNU	DNU
B	DNU	DQ0_A	VDDQ	DQ7_A	VDDQ			VDDQ	DQ15_A	VDDQ	DQ8_A	DNU
C	VSS	DQ1_A	DMI0_A	DQ6_A	VSS			VSS	DQ14_A	DMI1_A	DQ9_A	VSS
D	VDDQ	VSS	DQS0_t_A	VSS	VDDQ			VDDQ	VSS	DQS1_t_A	VSS	VDDQ
E	VSS	DQ2_A	DQS0_c_A	DQ5_A	VSS			VSS	DQ13_A	DQS1_c_A	DQ10_A	VSS
F	VDD1	DQ3_A	VDDQ	DQ4_A	VDD2			VDD2	DQ12_A	VDDQ	DQ11_A	VDD1
G	VSS	ODT(ca)_A	VSS	VDD1	VSS			VSS	VDD1	VSS	ZQ2	VSS
H	VDD2	CA0_A	CS1_A	CS0_A	VDD2			VDD2	CA2_A	CA3_A	CA4_A	VDD2
J	VSS	CA1_A	VSS	CKE0_A	CKE1_A			CK_t_A	CK_c_A	VSS	CA5_A	VSS
K	VDD2	VSS	VDD2	VSS	CS2_A			CKE2_A	VSS	VDD2	VSS	VDD2
L												
M												

0.65 mm Pitch												
N	VDD2	VSS	VDD2	VSS	CS2_B			CKE2_B	VSS	VDD2	VSS	VDD2
P	VSS	CA1_B	VSS	CKE0_B	CKE1_B			CK_t_B	CK_c_B	VSS	CA5_B	VSS
R	VDD2	CA0_B	CS1_B	CS0_B	VDD2			VDD2	CA2_B	CA3_B	CA4_B	VDD2
T	VSS	ODT(ca)_B	VSS	VDD1	VSS			VSS	VDD1	VSS	RESET_n	VSS
U	VDD1	DQ3_B	VDDQ	DQ4_B	VDD2			VDD2	DQ12_B	VDDQ	DQ11_B	VDD1
V	VSS	DQ2_B	DQS0_c_B	DQ5_B	VSS			VSS	DQ13_B	DQS1_c_B	DQ10_B	VSS
W	VDDQ	VSS	DQS0_t_B	VSS	VDDQ			VDDQ	VSS	DQS1_t_B	VSS	VDDQ
Y	VSS	DQ1_B	DMI0_B	DQ6_B	VSS			VSS	DQ14_B	DMI1_B	DQ9_B	VSS
AA	DNU	DQ0_B	VDDQ	DQ7_B	VDDQ			VDDQ	DQ15_B	VDDQ	DQ8_B	DNU
AB	DNU	DNU	VSS	VDD2	VSS			VSS	VDD2	VSS	DNU	DNU

NOTE 1 0.8 mm pitch (X-axis), 0.65 mm pitch (Y-axis), 22 rows.

NOTE 2 Top View, A1 in top left corner.

NOTE 3 ODT(ca)\_[x] balls are wired to ODT(ca)\_[x] pads of Rank 0 DRAM die. ODT(ca)\_[x] pads for other ranks (if present) are disabled in the package.

NOTE 4 ZQ2, CKE2\_A, CKE2\_B, CS2\_A, and CS2\_B balls are reserved for 3-rank package. For 1-rank and 2-rank package those balls are NC.

NOTE 5 Die pad VSS and VSSQ signals are combined to VSS package balls.

NOTE 6 Package requires dual channel die or functional equivalent of single channel die-stack.

## 2.3.4.2 200 ball 1CHx16 Discrete Package, 0.80 mm x 0.65 mm using MO-311

0.80 mm Pitch												
	1	2	3	4	5	6	7	8	9	10	11	12
A	DNU	DNU	VSS	VDD2	ZQ0			ZQ1	VDD2	VSS	DNU	DNU
B	DNU	DQ0_A	VDDQ	DQ7_A	VDDQ			VDDQ	DQ15_A	VDDQ	DQ8_A	DNU
C	VSS	DQ1_A	DMI0_A	DQ6_A	VSS			VSS	DQ14_A	DMI1_A	DQ9_A	VSS
D	VDDQ	VSS	DQS0_t_A	VSS	VDDQ			VDDQ	VSS	DQS1_t_A	VSS	VDDQ
E	VSS	DQ2_A	DQS0_c_A	DQ5_A	VSS			VSS	DQ13_A	DQS1_c_A	DQ10_A	VSS
F	VDD1	DQ3_A	VDDQ	DQ4_A	VDD2			VDD2	DQ12_A	VDDQ	DQ11_A	VDD1
G	VSS	ODT(c_a)_A	VSS	VDD1	VSS			VSS	VDD1	VSS	NC	VSS
H	VDD2	CA0_A	CS1_A	CS0_A	VDD2			VDD2	CA2_A	CA3_A	CA4_A	VDD2
J	VSS	CA1_A	VSS	CKE0_A	CKE1_A			CK_t_A	CK_c_A	VSS	CA5_A	VSS
K	VDD2	VSS	VDD2	VSS	CS2_A			CKE2_A	VSS	VDD2	VSS	VDD2
L												
M												
N	VDD2	VSS	VDD2	VSS	CS3_A			CKE3_A	VSS	VDD2	VSS	VDD2
P	VSS	NC	VSS	NC	NC			NC	NC	VSS	NC	VSS
R	VDD2	NC	NC	NC	VDD2			VDD2	NC	NC	NC	VDD2
T	VSS	NC	VSS	VDD1	VSS			VSS	VDD1	VSS	RESET_n	VSS
U	VDD1	NC	VDDQ	NC	VDD2			VDD2	NC	VDDQ	NC	VDD1
V	VSS	NC	NC	NC	VSS			VSS	NC	NC	NC	VSS
W	VDDQ	VSS	NC	VSS	VDDQ			VDDQ	VSS	NC	VSS	VDDQ
Y	VSS	NC	NC	NC	VSS			VSS	NC	NC	NC	VSS
AA	DNU	NC	VDDQ	NC	VDDQ			VDDQ	NC	VDDQ	NC	DNU
AB	DNU	DNU	VSS	VDD2	VSS			VSS	VDD2	VSS	DNU	DNU

NOTE 1 0.8 mm pitch (X-axis), 0.65 mm pitch (Y-axis), 22 rows.

NOTE 2 Top View, A1 in top left corner.

NOTE 3 ODT(ca)\_x balls are wired to ODT(ca)\_x pads of Rank 0 DRAM die. ODT(ca)\_x pads for other ranks (if present) are disabled in the package.

NOTE 4 ZQ2, CKE2\_A, CKE2\_B, CS2\_A, and CS2\_B balls are reserved for 3-rank package. For 1-rank and 2-rank package those balls are NC.

NOTE 5 Die pad VSS and VSSQ signals are combined to VSS package balls.

NOTE 6 Package requires dual channel die or functional equivalent of single channel die-stack.

**2.3.4.2 200 ball 1CHx16 Discrete Package, 0.80 mm x 0.65 mm using MO-311 (Cont'd)**

- NOTE 7 For packages with greater than two ranks using only standard devices, Ranks 0/1 shall be wired to one ZQ ball and Ranks 2/3 (if present) shall be wired to the opposite ZQ ball. ZQ Calibration commands issued to any or all DRAM's in Rank0/1 apply under the same conditions normally associated with channels (See Section 4.38.2 Multi-Channel Considerations for Dual Channel Devices). Similarly, this note applies separately to Ranks 2/3 (if present).
- NOTE 8 In configurations that include byte mode devices where ZQ is wired by byte instead of by rank, ZQ Calibration commands issued to any or all DRAM's in Rank 0/1 apply under the same conditions normally associated with channels (See Section 4.38.2 Multi-Channel Considerations for Dual Channel Devices). Similarly, this note applies separately to Ranks 2/3 (if present). In addition, ZQ Calibration commands shall not be overlapping between Ranks 0/1 and Ranks 2/3.

## 2.3.5 203 ball Discrete Two-Channel FBGA (top view) using MO-311

	1	2	3	4	5	6	7	8	9	10	11	12	
A	DNU	DNU	VDD2	VDDQ	VDDQ	VDD2	VDD1		VDDQ	VDDQ	DNU	DNU	A
B	DNU	DQ0_A	DQ3_A	VSS	DQ4_A	VSS	VDD2		VSS	VDD2	VDD1	DNU	B
C	DQ1_A	VSS	VSS	DQ5_A	VSS	DQ7_A	DQS0_t_A		VSS	VSS	VSS	ZQ2_A	C
D	DQ2_A	VSS	DMI0_A	VSS	DQ6_A	VSS	DQS0_c_A		CA2_A	VSS	CA5_A	ZQ0_A	D
E									CA3_A	VSS	VSS	ZQ1_A	E
F									CA4_A	VSS	CS0_A	CKE0_A	F
G	DQ13_A	VSS	VSS	VSS	VSS	VSS	VDDQ		CA1_A	VSS	VSS	CKE1_A	G
H	DMI1_A	VSS	VSS	DQ14_A	VSS	DQ15_A	VDDQ		VSS	CA0_A	CKE2_A	CLK_c_A	H
J	DQ11_A	VSS	VSS	VSS	DQ12_A	VDDQ	DQS1_c_A		VSS	VSS	CS1_A	CLK_t_A	J
K	DQ10_A	VSS	DQ8_A	DQ9_A	VSS	VDDQ	DQS1_t_A		VSS	VSS	CS2_A	ODT ca_A	K
L	VSS	VSS	VSS	VSS	VSS	VDDQ	VDDQ		VDD2	VDD2	VDD2	VDD2	L
M	DQ10_B	VSS	DQ8_B	DQ9_B	VSS	VDDQ	DQS1_t_B		VSS	VSS	CS2_B	ODT ca_B	M
N	DQ11_B	VSS	VSS	VSS	DQ12_B	VDDQ	DQS1_c_B		VSS	VSS	CS1_B	CLK_t_B	N
P	DMI1_B	VSS	VSS	DQ14_B	VSS	DQ15_B	VDDQ		VSS	CA0_B	CKE2_B	CLK_c_B	P
R	DQ13_B	VSS	VSS	VSS	VSS	VSS	VDDQ		CA1_B	VSS	VSS	CKE1_B	R
T									CA4_B	VSS	CS0_B	CKE0_B	T
U									CA3_B	VSS	VSS	RESET_n	U
V	DQ2_B	VSS	DMI0_B	VSS	DQ6_B	VSS	DQS0_c_B		CA2_B	VSS	CA5_B	NC	V
W	DQ1_B	VSS	VSS	DQ5_B	VSS	DQ7_B	DQS0_t_B		VSS	VSS	VSS	NC	W
Y	DNU	DQ0_B	DQ3_B	VSS	DQ4_B	VSS	VDD2		VSS	VDD2	VDD1	DNU	Y
AA	DNU	DNU	VDD2	VDDQ	VDDQ	VDD2	VDD1		VDDQ	VDDQ	DNU	DNU	AA
	1	2	3	4	5	6	7	8	9	10	11	12	

NOTE 1 0.8 mm pitch (X-axis), 0.65mm pitch (Y-axis), 21 rows.

NOTE 2 Top View, A1 in top left corner.

NOTE 3 ODT(ca)\_[x] balls are wired to ODT(ca)\_[x] pads of Rank 0 DRAM die. ODT(ca)\_[x] pads for other ranks (if present) are disabled in the package.

NOTE 4 ZQ2\_A, CKE2\_A, CKE2\_B, CS2\_A, and CS2\_B balls are reserved for 3 rank package, and for 1 rank and 2 rank package those balls are NC.

NOTE 5 Die pad VSS and VSSQ signals are combined to VSS package balls.

NOTE 6 Package requires dual channel die or functional equivalent of single channel die-stack.



## 2.3.6 432 ball x64 HDI Discrete Package, 0.50mm x 0.50mm (MO-313)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27				
A	VDDQ	VDD1	VDDQ	VDDQ	VDDQ	VDD2		VDD2	VDDQ	VDDQ	VDDQ	VDD1	VDDQ		VDDQ	VDD1	VDDQ	VDDQ	VDDQ	VDD2		VDD2	VDDQ	VDDQ	VDDQ	VDD1	VDDQ	A			
B	VDDQ	VDD1	DQ0_A	VSS	CA0_A	VDD2		VDD2	CA4_A	VSS	DQ8_A	VDD1	VDDQ		VDDQ	VDD1	DQ0_C	VSS	CA0_C	VDD2		VDDQ	VDD2	VDD2	CA4_C	VSS	DQ8_C	VDD1	VDDQ	B	
C	VDDQ	DQ1_A	VSS	DQ5_A	VSS	CA2_A		CA3_A	VSS	DQ13_A	VSS	DQ9_A	VDDQ		VDDQ	DQ1_C	VSS	DQ5_C	VSS	CA2_C		VDDQ	VDDQ	CA3_C	VSS	DQ13_C	VSS	DQ9_C	VDDQ	C	
D	VDDQ	VSS	DQ4_A	VSS	CA1_A	VDD2		VDD2	CA5_A	VSS	DQ12_A	VSS	VDDQ		VDDQ	VSS	DQ4_C	VSS	CA1_C	VDD2		VDDQ	VDD2	VDD2	CA5_C	VSS	DQ12_C	VSS	VDDQ	D	
E	VDDQ	DQ2_A	VSS	DQ6_A	VSS	CLK_I_A		CLK_e_A	VSS	DQ14_A	VSS	DQ10_A	VDDQ		VDDQ	DQ2_C	VSS	DQ6_C	VSS	CLK_I_C		VDDQ	CLK_e_C	VSS	DQ14_C	VSS	DQ10_C	VDDQ	VDDQ	E	
F	VDDQ	VSS	DQS0_I_A	VSS	CS1_A	VDD2		VDD2	CKE0_A	VSS	DQS1_I_A	VSS	VDDQ		VDDQ	VSS	DQS0_I_C	VSS	CS1_C	VDD2		VDDQ	VSS	DQS1_I_C	VSS	VDDQ	VSS	VDDQ	VDDQ	F	
G	VDDQ	DQ3_A	VSS	DQS0_e_A	VSS	CS0_A		CKE1_A	VSS	DQS1_e_A	VSS	DQ11_A	VDDQ		VDDQ	DQ3_C	VSS	DQS0_e_C	VSS	CS0_C		VDDQ	VSS	DQS1_e_C	VSS	DQ11_C	VDDQ	VSS	VDDQ	G	
H	VDDQ	VSS	DMI0_A	VSS	DQ7_A	VDD2		VDD2	DQ15_A	VSS	DMI1_A	VSS	VDDQ		VDDQ	VSS	DMI0_C	VSS	DQ7_C	VDD2		VDDQ	VSS	DMI1_C	VSS	VDDQ	VSS	VDDQ	VSS	H	
J	VDDQ	ZQ3_A	ZQ2_A	ODT_ca_A	CS3_A	CS2_A		CKE3_A	CKE2_A	ZQ0_A	VSS	ZQ1_A	VDDQ		VDDQ	ZQ3_C	ZQ2_C	ODT_ca_C	CS3_C	CS2_C		VDDQ	VDDQ	CKE3_C	CKE2_C	ZQ0_C	VSS	ZQ1_C	VDDQ	J	
K	NOTE 1 0.5 mm ball pitch.																										K				
L	NOTE 2 432 ball count.																										L				
M	NOTE 3 Top View, A1 in top left corner.																										M				
N	NOTE 4 ODT(ca)_x balls are wired to ODT(ca)_x pads of Rank 0 DRAM die. ODT(ca)_x pads for other ranks (if present) are disabled in the package.																										N				
P	NOTE 5 Package requires dual channel die or functional equivalent of single channel die-stack. Package Channel A and Channel C shall be assigned to die Channel A of different DRAM die.																										P				
R	NOTE 6 ZQ2, CKE2_A, CKE2_B, CS2_A, and CS2_B balls are reserved for 3-rank package. ZQ3, CKE3_A, CKE3_B, CS3_A, and CS3_B balls are reserved for 4-rank package. For 1-rank and 2-rank package those balls are NC.																										R				
T	NOTE 7 Die pad VSS and VSSQ signals are combined to VSS package balls.																										T				
	NOTE 8 Package requires dual channel die or functional equivalent of single channel die-stack.																														
U	VDDQ	VSS	VSS	ODT_ca_B	CS3_B	CS2_B	CKE3_B	CKE2_B	VSS	VSS	RESET_n	VDDQ	VDDQ	VSS	VSS	ODT_ca_D	CS3_D	CS2_D	VDDQ	VSS	VSS	CKE3_D	CKE2_D	VSS	VSS	NC	VDDQ	U			
V	VDDQ	VSS	DMI0_B	VSS	DQ7_B	VDD2	VDD2	DQ15_B	VSS	DMI1_B	VSS	VDDQ	VDDQ	VSS	DMI0_D	VSS	DQ7_D	VDD2	VDDQ	VSS	DMI1_D	VSS	VDDQ	VSS	VDDQ	VSS	VDDQ	V			
W	VDDQ	DQ3_B	VSS	DQS0_e_B	VSS	CS0_B	CKE1_B	VSS	DQS1_e_B	VSS	DQ11_B	VDDQ	VDDQ	DQ3_D	VSS	DQS0_e_D	VSS	CS0_D	VDDQ	VSS	DQS1_e_D	VSS	DQ11_D	VDDQ	VSS	VDDQ	W				
Y	VDDQ	VSS	DQS0_I_B	VSS	CS1_B	VDD2	VDD2	CKE0_B	VSS	DQS1_I_B	VSS	VDDQ	VDDQ	VSS	DQS0_I_D	VSS	CS1_D	VDD2	VDDQ	VSS	DQS1_I_D	VSS	VDDQ	VSS	VDDQ	VSS	VDDQ	Y			
AA	VDDQ	DQ2_B	VSS	DQ6_B	VSS	CLK_I_B	CLK_e_B	VSS	DQ14_B	VSS	DQ10_B	VDDQ	VDDQ	DQ2_D	VSS	DQ6_D	VSS	CLK_I_D	VDDQ	CLK_e_D	VSS	DQ14_D	VSS	DQ10_D	VDDQ	VSS	VDDQ	AA			
AB	VDDQ	VSS	DQ4_B	VSS	CA1_B	VDD2	VDD2	CA5_B	VSS	DQ12_B	VSS	VDDQ	VDDQ	VSS	DQ4_D	VSS	CA1_D	VDD2	VDDQ	VSS	DQ12_D	VSS	VDDQ	VSS	VDDQ	VSS	VDDQ	AB			
AC	VDDQ	DQ1_B	VSS	DQ5_B	VSS	CA2_B	CA3_B	VSS	DQ13_B	VSS	DQ9_B	VDDQ	VDDQ	DQ1_D	VSS	DQ5_D	VSS	CA2_D	VDDQ	VSS	DQ13_D	VSS	DQ9_D	VDDQ	VSS	VDDQ	AC				
AD	VDDQ	VDD1	DQ0_B	VSS	CA0_B	VDD2	VDD2	CA4_B	VSS	DQ8_B	VDD1	VDDQ	VDDQ	VDD1	DQ0_D	VSS	CA0_D	VDD2	VDDQ	VDD1	DQ0_D	VSS	CA0_D	VDD2	VDD2	CA4_D	VSS	DQ8_D	VDD1	VDDQ	AD
AE	VDDQ	VDD1	VDDQ	VDDQ	VDDQ	VDD2	VDD2	VDDQ	VDDQ	VDDQ	VDD1	VDDQ	VDDQ	VDDQ	VDD1	VDDQ	VDDQ	VDDQ	VDDQ	VDD2	VDDQ	VDDQ	VDDQ	VDDQ	VDDQ	VDD1	VDDQ	AE			
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27				

### 2.3.7 324 ball x64 Non HDI Discrete Package

LPDDR4 324 Ball x64 Non HDI Discrete Package, Pitch: 0.8 mm x 0.8 mm; 0.65 mm x 0.65 mm; and 0.65 mm (X-axis) x 0.8 mm (Y-axis) pitch using MO-315

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
A	DNU	DNU	VDD Q	DQ0_ B	VDD2	DQ1_ B	VDD Q	CA0_ B	CA1_ B	CA1_ A	CA0_ A	VDD Q	DQ1_ A	VDD2	DQ0_ A	VDD Q	DNU	DNU
B	DNU	DQS0_ T_B	DQS0_ C_B	VSS	DQ3_ B	VSS	DQ2_ B	VDD Q	CKE0_ B	CKE0_ A	VDD Q	DQ3_ A	VSS	DQ2_ A	VSS	DQS0_ C_A	DQS0_ T_A	DNU
C	VDD Q	DQ5_ B	VSS	DQ4_ B	VSS	DM10_ B	VDD Q	CKE1_ B	VSS	VSS	CKE1_ A	VDD Q	DM10_ A	VSS	DQ4_ A	VSS	DQ5_ A	VDD Q
D	DQ7_ B	VSS	DQ13_ B	VDD2	DQ6_ B	VSS	ODT_ CA_B	VDD2	CK_T_ B	CK_T_ A	VDD2	ODT_ CA_A	VSS	DQ6_ A	VDD2	DQ13_ A	VSS	DQ7_ A
E	VDD2	DQ14_ B	VSS	DQ12_ B	VDD2	CS0_ B	VSS	VDD2	CK_C_ B	CK_C_ A	VDD2	VSS	CS0_ A	VDD2	DQ12_ A	VSS	DQ14_ A	VDD2
F	DQ15_ B	VSS	DQS1_ C_B	VSS	VSS	VDD2	CS1_ B	VSS	CA2_ B	CA2_ A	VSS	CS1_ A	VDD2	VSS	VSS	DQS1_ C_A	VSS	DQ15_ A
G	VDD Q	DM11_ B	VDD Q	DQS1_ T_B	VSS	VSS	VDD2	CA3_ B	VSS	VSS	CA3_ A	VDD2	VSS	VSS	DQS1_ T_A	VDD Q	DM11_ A	VDD Q
H	DQ11_ B	VDD Q	DQ10_ B	VDD2	RESE T_N	VSS	ZQ1_ A	VDD2	CA4_ B	CA4_ A	VDD2	ZQ0_ A	VSS	NC	VDD2	DQ10_ A	VDD Q	DQ11_ A
J	VDD1	DQ8_ B	VSS	DQ9_ B	VDD2	NC	VSS	CA5_ B	VDD2	VDD2	CA5_ A	VSS	NC	VDD2	DQ9_ A	VSS	DQ8_ A	VDD1
K	VDD1	DQ8_ C	VSS	DQ9_ C	VDD2	NC	VSS	CA5_ C	VDD2	VDD2	CA5_ D	VSS	NC	VDD2	DQ9_ D	VSS	DQ8_ D	VDD1
L	DQ11_ C	VDD Q	DQ10_ C	VDD2	NC	VSS	ZQ0_ C	VDD2	CA4_ C	CA4_ D	VDD2	ZQ1_ C	VSS	NC	VDD2	DQ10_ D	VDD Q	DQ11_ D
M	VDD Q	DM11_ C	VDD Q	DQS1_ T_C	VSS	VSS	VDD2	CA3_ C	VSS	VSS	CA3_ D	VDD2	VSS	VSS	DQS1_ T_D	VDD Q	DM11_ D	VDD Q
N	DQ15_ C	VSS	DQS1_ C_C	VSS	VSS	VDD2	CS1_ C	VSS	CA2_ C	CA2_ D	VSS	CS1_ D	VDD2	VSS	VSS	DQS1_ C_D	VSS	DQ15_ D
P	VDD2	DQ14_ C	VSS	DQ12_ C	VDD2	CS0_ C	VSS	VDD2	CK_C_ C	CK_C_ D	VDD2	VSS	CS0_ D	VDD2	DQ12_ D	VSS	DQ14_ D	VDD2
R	DQ7_ C	VSS	DQ13_ C	VDD2	DQ6_ C	VSS	ODT_ CA_C	VDD2	CK_T_ C	CK_T_ D	VDD2	ODT_ CA_D	VSS	DQ6_ D	VDD2	DQ13_ D	VSS	DQ7_ D
T	VDD Q	DQ5_ C	VSS	DQ4_ C	VSS	DM10_ C	VDD Q	CKE1_ C	VSS	VSS	CKE1_ D	VDD Q	DM10_ D	VSS	DQ4_ D	VSS	DQ5_ D	VDD Q
U	DNU	DQS0_ T_C	DQS0_ C_C	VSS	DQ3_ C	VSS	DQ2_ C	VDD Q	CKE0_ C	CKE0_ D	VDD Q	DQ2_ D	VSS	DQ3_ D	VSS	DQS0_ C_D	DQS0_ T_D	DNU
V	DNU	DNU	VDD Q	DQ0_ C	VDD2	DQ1_ C	VDD Q	CA0_ C	CA1_ C	CA1_ D	CA0_ D	VDD Q	DQ1_ D	VDD2	DQ0_ D	VDD Q	DNU	DNU

NOTE 1 Mix pitch: 0.8 mm x 0.8 mm; 0.65 mm x 0.65 mm; & 0.65 mm (X-axis) x 0.8 mm (Y-axis) pitch

NOTE 2 18 Rows; 18 Column; 324 Balls; Package Size: 14.5 mm x 14.5 mm

NOTE 3 Top View, A1 in top left corner

NOTE 4 Package channel ODT(ca)\_[x] balls are wired to ODT(ca)\_[x] pads of Rank 0 DRAM die. ODT(ca)\_[x] pads for other ranks (if present) are disabled in the package.

NOTE 5 Package Channel a and Channel c shall be assigned to die Channel A of different DRAM die.

NOTE 6 Die pad VSS and VSSQ signals are combined to VSS package balls.

NOTE 7 Package requires dual channel die or functional equivalent of single channel die-stack.

### 2.3.8 275 ball MCP Two-Channel FBGA (top view) using MO-276

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	
A	DNU	DNU	DQ0_A	VSS	VDD2	VDDQ	VDDQ	VDD2	VDD1						VDDQ	VDDQ	VDD1	VDD1	DNU	DNU	A
B	DNU		DQ1_A	VSS	VSS	VSS	DQ4_A	VSS	VDD2						VSS	VDD2	VDD2	VDD1		DNU	B
C			DQ2_A	VSS	VSS	DQ5_A	VSS	DQ7_A	DQS0_t_A						VSS	VSS	VSS	ZQ2_A			C
D			DQ3_A	VSS	DMI0_A	VSS	DQ6_A	VSS	DQS0_c_A						CA2_A	VSS	CA5_A	ZQ0_A			D
E															CA3_A	VSS	VSS	ZQ1_A			E
F															CA4_A	VSS	CS0_A	CKE0_A			F
G			DQ13_A	VSS	VSS	VSS	VSS	VSS	VDDQ						CA1_A	VSS	VSS	CKE1_A			G
H			DMI1_A	VSS	VSS	DQ14_A	VSS	DQ15_A	VDDQ						VSS	CA0_A	CKE2_A	CLK_c_A			H
J			DQ11_A	VSS	VSS	VSS	DQ12_A	VDDQ	DQS1_c_A						VSS	VSS	CS1_A	CLK_t_A			J
K			DQ10_A	VSS	DQ8_A	DQ9_A	VSS	VDDQ	DQS1_t_A						VSS	VSS	CS2_A	ODT_ca_A			K
L						VSS	VSS	VDDQ	VDDQ						VCCQ	VSSm	DAT1	DAT5			L
M			VSS	VSS	VSS	VSS	VCC	VCC	VSSm						VSSm	VSSm	VSSm	VSSm			M
N			VSF1	VSF3	VSF5	VSF7	VSF9	VCCQ	VSSm						RST_n	VSSm	DAT0	DAT4			N
P			NC	NC	NC	NC	NC	VCCQ	VCCQ						VSSm	CLK	VCCQ	VCCQ			P
R			VSF2	VSF4	VSF6	VSF8	NC	VCCQ	VSSm						DS	VSSm	DAT2	DAT6			R
T			VSS	VSS	VSS	VSS	VCC	VCC	VSSm						VCCQ	CMD	VSSm	VSSm			T
U						VSS	VSS	VDDQ	VDDQ						VCC	VDDI	DAT3	DAT7			U
V			DQ10_B	VSS	DQ8_B	DQ9_B	VSS	VDDQ	DQS1_t_B						VSS	VSS	CS2_B	ODT_ca_B			V
W			DQ11_B	VSS	VSS	VSS	DQ12_B	VDDQ	DQS1_c_B						VSS	VSS	CS1_B	CLK_t_B			W
Y			DMI1_B	VSS	VSS	DQ14_B	VSS	DQ15_B	VDDQ						VSS	CA0_B	CKE2_B	CLK_c_B			Y
AA			DQ13_B	VSS	VSS	VSS	VSS	VSS	VDDQ						CA1_B	VSS	VSS	CKE1_B			AA
AB															CA4_B	VSS	CS0_B	CKE0_B			AB
AC															CA3_B	VSS	VSS	RESET_n			AC
AD			DQ3_B	VSS	DMI0_B	VSS	DQ6_B	VSS	DQS0_c_B						CA2_B	VSS	CA5_B	NC			AD
AE			DQ2_B	VSS	VSS	DQ5_B	VSS	DQ7_B	DQS0_t_B						VSS	VSS	VSS	NC			AE
AF	DNU		DQ1_B	VSS	VSS	VSS	DQ4_B	VSS	VDD2						VSS	VDD2	VDD2	VDD1		DNU	AF
AG	DNU	DNU	DQ0_B	VSS	VDD2	VDDQ	VDDQ	VDD2	VDD1						VDDQ	VDDQ	VDD1	VDD1	DNU	DNU	AG
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	

NOTE 1 0.5 mm pitch, 27 rows.

NOTE 2 Top View, A1 in top left corner.

NOTE 3 ODT(ca)\_[x] balls are wired to ODT(ca)\_[x] pads of Rank 0 DRAM die. ODT(ca)\_[x] pads for other ranks (if present) are disabled in the package.

NOTE 4 ZQ2\_A, CKE2\_A, CKE2\_B, CS2\_A, and CS2\_B balls are reserved for 3 rank package, and for 1 rank and 2 rank package those balls are NC.

NOTE 5 DRAM die pad VSS and VSSQ signals are combined to VSS package balls.

NOTE 6 The flash ball-out supports eMMC 5.x.

NOTE 7 Vendor specific function (VSF) - this terminal should not have any external electrical connections, but it may have an internal connection. The terminal may be routed to provide accessibility and may be used for general purpose vendor specific operations.

NOTE 8 Package requires dual channel die or functional equivalent of single channel die-stack.

## 2.3.9 254 ball eMMC MCP Two-Channel FBGA (top view) using MO-276

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	
A	DNU	DNU	DQ0_A	VDD1	VDD2	VDDQ	VDDQ	VDD2	VDD1				VDDQ	VDDQ	VDD1	VDD1	DNU	DNU	A
B	DNU		DQ1_A	VSS	VDDQ	VSS	DQ4_A	VSS	VDD2				VDD2	VDD2	VDD1	ZQ0		DNU	B
C			DQ2_A	VSS	VSS	DQ5_A	VSS	DQ7_A	DQS0_t_A				CA2_A	VSS	CA5_A	ZQ1			C
D			DQ3_A	VSS	DMI0_A	VSS	DQ6_A	VSS	DQS0_c_A				CA3_A	VSS	VSS	ZQ2			D
E													CA4_A	VSS	CS0_A	CKE0_A			E
F													CA1_A	VSS	CS1_A	CKE1_A			F
G			DQ13_A	VSS	VSS	VSS	VDD2	VDD2	VDD2				VSS	CA0_A	VSS	CLK_c_A			G
H			DMI1_A	VSS	VDDQ	DQ14_A	VSS	DQ15_A	VDDQ				VSS	CS2_A	VSS	CLK_t_A			H
J			DQ11_A	VDDQ	VDDQ	VSS	DQ12_A	VDDQ	DQS1_c_A				ODT(ca)_A	CKE2_A	VCCQ	VCCQ	VCCQ		J
K		VDD2	DQ10_A	VSS	DQ8_A	DQ9_A	VSS	VSS	DQS1_t_A				VSSm	VSSm	VCCQ	VSSm	NC		K
L							VDD2	VDD2	VDD2				VSSm	DAT7	DAT6	VSSm	VSSm	VDDI	L
M			VSF1	VSF3	VSF5	VSF7	VSF9	VSSm	CMD			DS	VSSm	VSSm	DAT1	DAT4	VCC		M
N			VSF2	VSF4	VSF6	VSF8	NC	VSSm	RST_n				VSSm	DAT2	DAT5	VSSm	VSSm	VCC	N
P							VDD2	VDD2	VDD2				CLK	VSSm	VSSm	DAT3	DAT0	VCC	P
R		VDD2	DQ10_B	VSS	DQ8_B	DQ9_B	VSS	VSS	DQS1_t_B				VCCQ	VCCQ	VSSm	VSSm	VSSm		R
T			DQ11_B	VDDQ	VDDQ	VSS	DQ12_B	VDDQ	DQS1_c_B				ODT(ca)_B	CKE2_B	VCCQ	VCCQ	NC		T
U			DMI1_B	VSS	VDDQ	DQ14_B	VSS	DQ15_B	VDDQ				VSS	CS2_B	VSS	CLK_t_B			U
V			DQ13_B	VSS	VSS	VSS	VDD2	VDD2	VDD2				VSS	CA0_B	VSS	CLK_c_B			V
W													CA1_B	VSS	CS1_B	CKE1_B			W
Y													CA4_B	VSS	CS0_B	CKE0_B			Y
AA			DQ3_B	VSS	DMI0_B	VSS	DQ6_B	VSS	DQS0_c_B				CA3_B	VSS	VSS	RESET_n			AA
AB			DQ2_B	VSS	VSS	DQ5_B	VSS	DQ7_B	DQS0_t_B				CA2_B	VSS	CA5_B	NC			AB
AC	DNU		DQ1_B	VSS	VDDQ	VSS	DQ4_B	VSS	VDD2				VDD2	VDD2	VDD1	NC		DNU	AC
AD	DNU	DNU	DQ0_B	VDD1	VDD2	VDDQ	VDDQ	VDD2	VDD1				VDDQ	VDDQ	VDD1	VDD1	DNU	DNU	AD
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	

NOTE 1 0.5 mm pitch, 24 rows.

NOTE 2 Top View, A1 in top left corner.

NOTE 3 ODT(ca)\_[x] balls are wired to ODT(ca)\_[x] pads of Rank 0 DRAM die. ODT(ca)\_[x] pads for other ranks (if present) are disabled in the package.

NOTE 4 ZQ2, CKE2\_A, CKE2\_B, CS2\_A, and CS2\_B balls are reserved for 3 rank package, and for 1 rank and 2 rank package those balls are NC.

NOTE 5 The flash ball-out supports eMMC 5.x.

NOTE 6 DRAM die pad VSS and VSSQ signals are combined to VSS package balls.

NOTE 7 Package requires dual channel die or functional equivalent of single channel die-stack.

NOTE 8 Vendor specific function (VSF) - this terminal should not have any external electrical connections, but it may have an internal connection. The terminal may be routed to provide accessibility and may be used for general purpose vendor specific operations.

**2.3.10 254 ball UFS MCP Two-Channel FBGA (top view) using MO-276**

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	
A	DNU	DNU	DQ0_A	VDD1	VDD2	VDDQ	VDDQ	VDD2	VDD1				VDDQ	VDDQ	VDD1	VDD1	DNU	DNU	A
B	DNU		DQ1_A	VSS	VDDQ	VSS	DQ4_A	VSS	VDD2				VDD2	VDD2	VDD1	ZQ0		DNU	B
C			DQ2_A	VSS	VSS	DQ5_A	VSS	DQ7_A	DQS0_t_A				CA2_A	VSS	CA5_A	ZQ1			C
D			DQ3_A	VSS	DMI0_A	VSS	DQ6_A	VSS	DQS0_c_A				CA3_A	VSS	VSS	ZQ2			D
E													CA4_A	VSS	CS0_A	CKE0_A			E
F													CA1_A	VSS	CS1_A	CKE1_A			F
G			DQ13_A	VSS	VSS	VSS	VDD2	VDD2	VDD2				VSS	CA0_A	VSS	CLK_c_A			G
H			DMI1_A	VSS	VDDQ	DQ14_A	VSS	DQ15_A	VDDQ				VSS	CS2_A	VSS	CLK_t_A			H
J			DQ11_A	VDDQ	VDDQ	VSS	DQ12_A	VDDQ	DQS1_c_A				ODT(ca)_A	CKE2_A	VCCQ2	VCCQ2	VCCQ2		J
K		VDD2	DQ10_A	VSS	DQ8_A	DQ9_A	VSS	VSS	DQS1_t_A				VSSm	VSSm	VCCQ2	VSSm	VDDIQ2		K
L							VDD2	VDD2	VDD2				VSSm	DIN1_c	DIN1_t	VSSm	VSSm	VDDI	L
M			NC	VSF1	VSF3	VSF5	RFU	VSSm	RFU				RST_n	VSSm	VSSm	DIN0_c	DIN0_t	VCC	M
N			NC	VSF2	VSF4	VSF6	RFU	VSSm	RFU				VSSm	DOU1_c	DOU1_t	VSSm	VSSm	VCC	N
P							VDD2	VDD2	VDD2				REF_CLK	VSSm	VSSm	DOU0_c	DOU0_t	VCC	P
R		VDD2	DQ10_B	VSS	DQ8_B	DQ9_B	VSS	VSS	DQS1_t_B				VCCQ	VCCQ	VSSm	VSSm	VSSm		R
T			DQ11_B	VDDQ	VDDQ	VSS	DQ12_B	VDDQ	DQS1_c_B				ODT(ca)_B	CKE2_B	VCCQ	VCCQ	VDDIQ		T
U			DMI1_B	VSS	VDDQ	DQ14_B	VSS	DQ15_B	VDDQ				VSS	CS2_B	VSS	CLK_t_B			U
V			DQ13_B	VSS	VSS	VSS	VDD2	VDD2	VDD2				VSS	CA0_B	VSS	CLK_c_B			V
W													CA1_B	VSS	CS1_B	CKE1_B			W
Y													CA4_B	VSS	CS0_B	CKE0_B			Y
AA			DQ3_B	VSS	DMI0_B	VSS	DQ6_B	VSS	DQS0_c_B				CA3_B	VSS	VSS	RESET_n			AA
AB			DQ2_B	VSS	VSS	DQ5_B	VSS	DQ7_B	DQS0_t_B				CA2_B	VSS	CA5_B	NC			AB
AC	DNU		DQ1_B	VSS	VDDQ	VSS	DQ4_B	VSS	VDD2				VDD2	VDD2	VDD1	NC		DNU	AC
AD	DNU	DNU	DQ0_B	VDD1	VDD2	VDDQ	VDDQ	VDD2	VDD1				VDDQ	VDDQ	VDD1	VDD1	DNU	DNU	AD
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	

NOTE 1 0.5 mm pitch, 24 rows.

NOTE 2 Top View, A1 in top left corner.

NOTE 3 ODT(ca)\_x balls are wired to ODT(ca)\_x pads of Rank 0 DRAM die. ODT(ca)\_x pads for other ranks (if present) are disabled in the package.

NOTE 4 ZQ2, CKE2\_A, CKE2\_B, CS2\_A, and CS2\_B balls are reserved for 3 rank package, and for 1 rank and 2 rank package those balls are NC.

NOTE 5 DRAM die pad VSS and VSSQ signals are combined to VSS package balls.

NOTE 6 Package requires dual channel die or functional equivalent of single channel die-stack.

NOTE 7 Vendor specific function (VSF) - this terminal should not have any external electrical connections, but it may have an internal connection. The terminal may be routed to provide accessibility and may be used for general purpose vendor specific operations.

## 2.3.11 254 ball eMMC MCP One Channel FBGA (top view) using MO-276

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	
A	DNU	DNU	NC	NC	NC	NC	NC	NC	NC				NC	NC	NC	NC	DNU	DNU	A
B	DNU		NC	NC	NC	NC	NC	NC	NC				NC	NC	NC	ZQ0		DNU	B
C			NC	NC	NC	NC	NC	NC	NC				NC	NC	NC	ZQ1			C
D			NC	NC	NC	NC	NC	NC	NC				NC	NC	NC	ZQ2			D
E													NC	NC	NC	NC			E
F													NC	NC	NC	NC			F
G			NC	NC	NC	NC	NC	NC	NC				NC	NC	NC	NC			G
H			NC	NC	NC	NC	NC	NC	NC				NC	NC	NC	NC			H
J			NC	NC	NC	NC	NC	NC	NC				NC	NC	VCCQ	VCCQ	VCCQ		J
K		NC	NC	NC	NC	NC	NC	NC	NC				VSSm	VSSm	VCCQ	VSSm	NC		K
L							NC	NC	NC				VSSm	DAT7	DAT6	VSSm	VSSm	VDDI	L
M			VSF1	VSF3	VSF5	VSF7	VSF9	VSSm	CMD			DS	VSSm	VSSm	DAT1	DAT4	VCC		M
N			VSF2	VSF4	VSF6	VSF8	NC	VSSm	RST_n				VSSm	DAT2	DAT5	VSSm	VSSm	VCC	N
P							VDD2	VDD2	VDD2				CLK	VSSm	VSSm	DAT3	DAT0	VCC	P
R		VDD2	DQ10_B	VSS	DQ8_B	DQ9_B	VSS	VSS	DQS1_t_B				VCCQ	VCCQ	VSSm	VSSm	VSSm		R
T			DQ11_B	VDDQ	VDDQ	VSS	DQ12_B	VDDQ	DQS1_c_B				ODT(ca)_B	CKE2_B	VCCQ	VCCQ	NC		T
U			DM1_B	VSS	VDDQ	DQ14_B	VSS	DQ15_B	VDDQ				VSS	CS2_B	VSS	CLK_t_B			U
V			DQ13_B	VSS	VSS	VSS	VDD2	VDD2	VDD2				VSS	CA0_B	VSS	CLK_c_B			V
W													CA1_B	VSS	CS1_B	CKE1_B			W
Y													CA4_B	VSS	CS0_B	CKE0_B			Y
AA			DQ3_B	VSS	DM10_B	VSS	DQ6_B	VSS	DQS0_c_B				CA3_B	VSS	VSS	RESET_n			AA
AB			DQ2_B	VSS	VSS	DQ5_B	VSS	DQ7_B	DQS0_t_B				CA2_B	VSS	CA5_B	NC			AB
AC	DNU		DQ1_B	VSS	VDDQ	VSS	DQ4_B	VSS	VDD2				VDD2	VDD2	VDD1	NC		DNU	AC
AD	DNU	DNU	DQ0_B	VDD1	VDD2	VDDQ	VDDQ	VDD2	VDD1				VDDQ	VDDQ	VDD1	VDD1	DNU	DNU	AD
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	

NOTE 1 0.5 mm pitch, 24 rows.

NOTE 2 Top View, A1 in top left corner.

NOTE 3 ODT(ca)\_[x] balls are wired to ODT(ca)\_[x] pads of Rank 0 DRAM die. ODT(ca)\_[x] pads for other ranks (if present) are disabled in the package.

NOTE 4 ZQ2, CKE2\_B, and CS2\_B balls are reserved for 3 rank package, and for 1 rank and 2 rank package those balls are NC.

NOTE 5 The flash ball-out supports eMMC 5.x.

NOTE 6 DRAM die pad VSS and VSSQ signals are combined to VSS package balls.

NOTE 7 Vendor specific function (VSF) - this terminal should not have any external electrical connections, but it may have an internal connection. The terminal may be routed to provide accessibility and may be used for general purpose vendor specific operations.

**2.3.12 LPDDR4/4X Single Channel MCP (x8 NAND) Using MO-TBD**

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	
A	DNU	DNU											DNU	DNU	A
B	DNU	NC	NC	NC	NC	NC	NC			NC	NC	VCC	NC	DNU	B
C	NC	NC	NC	WP_n	R/B_n	VSSm	WE_n			VSSm	IO7	IO6	VCC	NC	C
D	NC	NC	NC	NC	CE_n	VSSm	RE_n			ALE	VSSm	VSSm	IO1	IO4	D
E					VDD2	VDD2	VDD2			VSSm	IO2	IO5	VCC	VCC	E
F	DQ10	VDD2	DQ8	DQ9	VSS	VSS	DQS1_t			CLE	VSSm	VSSm	IO3	IO0	F
G	DQ11	VDDQ	VDDQ	VSS	DQ12	VDDQ	DQS1_c				ODT(ca)	NC	NC	NC	G
H	DMI1	VSS	VDDQ	DQ14	VSS	DQ15	VDDQ				VSS	NC	VSS	CLK_t	H
J	DQ13	VSS	VSS	VSS	VDD2	VDD2	VDD2				VSS	CA0	VSS	CLK_c	J
K											CA1	VSS	CS1	CKE1	K
L											CA4	VSS	CS0	CKE0	L
M	DQ3	VSS	DMI0	VSS	DQ6	VSS	DQS0_c				CA3	VSS	VSS	RESET_n	M
N	DQ2	VSS	VSS	DQ5	VSS	DQ7	DQS0_t				CA2	VSS	CA5	ZQ1	N
P	DQ1	DQ0	VDDQ	VSS	DQ4	VSS	VDD2				VDD2	VDD2	VDD1	ZQ0	P
R	DNU	VDD1	VDD2	VDDQ	VDDQ	VDD2	VDD1				VDDQ	VDDQ	VDD1	DNU	R
T	DNU	DNU											DNU	DNU	T
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	

NOTE 1 149 ball count, 0.5 mm pitch, 14 x 16 rows.

NOTE 2 Top View, A1 in top left corner.

NOTE 3 ODT\_(ca) ball is wired to ODT\_(ca) pad of Rank 0 DRAM die. ODT\_(ca) pads for other ranks (if present) are disabled in the package.

NOTE 4 DRAM die pad VSS and VSSQ signals are combined to VSS package balls.

**2.3.13 LPDDR4/4X Single Channel MCP (eMMC) Using MO-TBD**

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	
A	DNU	DNU											DNU	DNU	A
B	DNU	NC	NC	NC	NC	NC	NC			VCCQ	VCCQ	VCC	NC	DNU	B
C	VSF1	VSF3	VSF5	VSF7	VSF9	VSSm	CMD			VSSm	DAT7	DAT6	VCC	VDDI	C
D	VSF2	VSF4	VSF6	VSF8	NC	VSSm	RST_n			DS	VSSm	VSSm	DAT1	DAT4	D
E					VDD2	VDD2	VDD2			VSSm	DAT2	DAT5	VCC	VCC	E
F	DQ10	VDD2	DQ8	DQ9	VSS	VSS	DQS1_t			CLK	VSSm	VSSm	DAT3	DAT0	F
G	DQ11	VDDQ	VDDQ	VSS	DQ12	VDDQ	DQS1_c				ODT(ca)	NC	VCCQ	VCCQ	G
H	DMI1	VSS	VDDQ	DQ14	VSS	DQ15	VDDQ				VSS	NC	VSS	CLK_t	H
J	DQ13	VSS	VSS	VSS	VDD2	VDD2	VDD2				VSS	CA0	VSS	CLK_c	J
K											CA1	VSS	CS1	CKE1	K
L											CA4	VSS	CS0	CKE0	L
M	DQ3	VSS	DMI0	VSS	DQ6	VSS	DQS0_c				CA3	VSS	VSS	RESET_n	M
N	DQ2	VSS	VSS	DQ5	VSS	DQ7	DQS0_t				CA2	VSS	CA5	ZQ1	N
P	DQ1	DQ0	VDDQ	VSS	DQ4	VSS	VDD2				VDD2	VDD2	VDD1	ZQ0	P
R	DNU	VDD1	VDD2	VDDQ	VDDQ	VDD2	VDD1				VDDQ	VDDQ	VDD1	DNU	R
T	DNU	DNU											DNU	DNU	T
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	

NOTE 1 149 ball count, 0.5 mm pitch, 14 x 16 rows.

NOTE 2 Top View, A1 in top left corner.

NOTE 3 ODT\_(ca) ball is wired to ODT\_(ca) pad of Rank 0 DRAM die. ODT\_(ca) pads for other ranks (if present) are disabled in the package.

NOTE 4 DRAM die pad VSS and VSSQ signals are combined to VSS package balls.

NOTE 5 The flash ball-out supports eMMC 5.x

NOTE 6 Vendor specific function (VSF) - this terminal should not have any external electrical connections, but it may have an internal connection. The terminal may be routed to provide accessibility and may be used for general purpose vendor specific operations.



**2.3.14 LPDDR4/4X 254 ball NAND MCP Two-Channel FBGA (top view) using MO-276**

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	
A	DNU	DNU	DQ0_A	VDD1	VDD2	VDDQ	VDDQ	VDD2	VDD1				VDDQ	VDDQ	VDD1	VDD1	DNU	DNU	A
B	DNU		DQ1_A	VSS	VDDQ	VSS	DQ4_A	VSS	VDD2				VDD2	VDD2	VDD1	ZQ0		DNU	B
C			DQ2_A	VSS	VSS	DQ5_A	VSS	DQ7_A	DQS0_t_A				CA2_A	VSS	CA5_A	ZQ1			C
D			DQ3_A	VSS	DMIO_A	VSS	DQ6_A	VSS	DQS0_c_A				CA3_A	VSS	VSS	ZQ2			D
E													CA4_A	VSS	CS0_A	CKE0_A			E
F													CA1_A	VSS	CS1_A	CKE1_A			F
G			DQ13_A	VSS	VSS	VSS	VDD2	VDD2	VDD2				VSS	CA0_A	VSS	CK_c_A			G
H			DM11_A	VSS	VDDQ	DQ14_A	VSS	DQ15_A	VDDQ				VSS	CS2_A	VSS	CK_t_A			H
J			DQ11_A	VDDQ	VDDQ	VSS	DQ12_A	VDDQ	DQS1_c_A				ODT(ca)_A	CKE2_A	VCC	VCC	VCC		J
K		VDD2	DQ10_A	VSS	DQ8_A	DQ9_A	VSS	VSS	DQS1_t_A				VSSm	VSSm	VCC	VSSm	NC		K
L							VDD2	VDD2	VDD2			VSSm	IO7	IO6	VSSm	VSSm	NC		L
M			RFU	RFU	RFU	WP_n	R/B_n	VSSm	CLE			RE_n	VSSm	VSSm	IO3	IO2	NC		M
N			RFU	RFU	RFU	NC	CE_n	VSSm	ALE			VSSm	IO5	IO4	VSSm	VSSm	NC		N
P							VDD2	VDD2	VDD2			WE_n	VSSm	VSSm	IO1	IO0	NC		P
R		VDD2	DQ10_B	VSS	DQ8_B	DQ9_B	VSS	VSS	DQS1_t_B				VCC	VCC	VSSm	VSSm	VSSm		R
T			DQ11_B	VDDQ	VDDQ	VSS	DQ12_B	VDDQ	DQS1_c_B				ODT(ca)_B	CKE2_B	VCC	VCC	NC		T
U			DM11_B	VSS	VDDQ	DQ14_B	VSS	DQ15_B	VDDQ				VSS	CS2_B	VSS	CK_t_B			U
V			DQ13_B	VSS	VSS	VSS	VDD2	VDD2	VDD2				VSS	CA0_B	VSS	CK_c_B			V
W													CA1_B	VSS	CS1_B	CKE1_B			W
Y													CA4_B	VSS	CS0_B	CKE0_B			Y
AA			DQ3_B	VSS	DMIO_B	VSS	DQ6_B	VSS	DQS0_c_B				CA3_B	VSS	VSS	RESET_n			AA
AB			DQ2_B	VSS	VSS	DQ5_B	VSS	DQ7_B	DQS0_t_B				CA2_B	VSS	CA5_B	NC			AB
AC	DNU		DQ1_B	VSS	VDDQ	VSS	DQ4_B	VSS	VDD2				VDD2	VDD2	VDD1	NC		DNU	AC
AD	DNU	DNU	DQ0_B	VDD1	VDD2	VDDQ	VDDQ	VDD2	VDD1				VDDQ	VDDQ	VDD1	VDD1	DNU	DNU	AD
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	

NOTE 1 0.5mm pitch, 24 rows x 18 columns.

NOTE 2 Top View, A1 in top left corner.

NOTE 3 ODT(ca)\_[x] balls are wired to ODT(ca)\_[x] pads of Rank 0 DRAM die. ODT(ca)\_[x] pads for other ranks (if present) are disabled in the package.

NOTE 4 ZQ2, CKE2\_A, CKE2\_B, CS2\_A and CS2\_B balls are reserved for 3 rank package, and for 1 rank and 2 rank package those balls are NC.

NOTE 5 DRAM die pad VSS and VSSQ signals are combined to VSS package balls.

NOTE 6 Package requires dual channel die or functional equivalent of single channel die-stack.


## 2.4 Package Ballout

Two Byte-Mode LPDDR4 SDRAM's can be logically combined into a Standard LPDDR4 SDRAM. A Standard die features either one or two 16-bit channels where each 16-bit channel supports its own CA bus. A Byte Mode die features either one or two 8-bit channels where each 8-bit channel supports its own CA bus. The inputs are ganged and the DQ busses from the two dies are assigned individually to the 16-bit channels. This approach allows for high-density packages, but requires consideration of input loading.

Packages for Standard and Byte-Mode dies share the same ballmaps. This section describes internal wiring changes and system considerations when using packages containing Byte-Mode dies.

Three different die combinations are supported:

1. Standard - Packages configured with only Standard LPDDR4 die
2. Byte-Mode - Packages configured with only Byte-Mode LPDDR4 die
3. Mixed - Packages configured with both Standard and Byte-Mode LPDDR4 die. In this mixed configuration, some ranks contain only Standard die and other ranks contain only Byte-Mode die (See package configuration example in Figure 4).



**Figure 4 — Mixed package configuration example**


## 2.5 ZQ Wiring

Standard LPDDR4 package ballmaps allocate one ZQ ball per die. Byte-Mode packages potentially support more die for higher package memory density. In order to use ballmaps developed for Standard LPDDR4, an alternate ZQ ball wiring strategy is employed when packages contain Byte-Mode dies as shown in Figure 5.

Since this wiring strategy for Byte-Mode and Mixed packages shares a single ZQ resistor between ranks and channels, applications must ensure that the ZQCal's do not overlap between the dies sharing the resistor.

- **Applications shall ensure that ZQCal\_Start commands to one rank on any dies sharing a ZQ resistor must complete (tZQCal satisfied) prior to issuing a ZQCal\_Start command to a different rank tied to the resistor. (Applications can satisfy this requirement, for example, by either:**
  - **Issuing ZQCal\_Start commands simultaneously to both DRAM channels**
  - **Issuing ZQCal\_Start commands to one DRAM channel only)**
- **DRAM shall ensure that ZQCal\_Start can be sent independently to the two channels on a die. If a ZQCal\_Start command is received while a ZQ calibration is in progress on the die, the second ZQCal\_Start command will be ignored and the in progress calibration will not be interrupted.**

(See Section 4.38.3, 'ZQ External Resistor, Tolerance, and Capacitive Loading' for more information.)



**Figure 5 — ZQ Wiring Overview**

Below are specific wiring notes for LPDDR4 packages.

1. For packages using only standard dies
  - ZQ0 is connected to rank 0 DRAM
  - ZQ1 is connected to rank 1 DRAM (if present)
  - ZQ2 is connected to rank 2 DRAM (if present)
2. For packages using only byte-mode dies
  - ZQ0 is connected to all lower byte [7:0] or upper byte [15:8] DRAM(s)
  - ZQ1 is connected to opposite byte of all DRAM(s) from ZQ0
  - ZQ2 is NC
3. For packages using both standard and byte-mode dies
  - ZQ0 is connected to all lower byte [7:0] or upper byte [15:8] DRAM(s)
  - ZQ1 is connected to opposite byte of all DRAM(s) from ZQ0
  - Standard DRAM(s) may be connected to either ZQ0 or ZQ1
  - ZQ2 is NC

Multi-rank packages containing Byte Mode dies place additional loading on the I/O and power topologies and therefore may not be appropriate for all application environments.

## 2.6 Pad Definition and Description

### 2.6.1 Dual channel per die device

**Table 1 — Pad Definition and Description for Dual channel**

Symbol	Type	Description
CK_t_A, CK_c_A, CK_t_B, CK_c_B	Input	<b>Clock:</b> CK_t and CK_c are differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c. AC timings for CA parameters are referenced to CK. Each channel (A & B) has its own clock pair.
CKE_A CKE_B	Input	<b>Clock Enable:</b> CKE HIGH activates and CKE LOW deactivates the internal clock circuits, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is part of the command code. Each channel (A & B) has its own CKE signal.
CS_A CS_B	Input	<b>Chip Select:</b> CS is part of the command code. Each channel (A & B) has its own CS signal.
CA[5:0]_A CA[5:0]_B	Input	<b>Command/Address Inputs:</b> CA signals provide the Command and Address inputs according to the Command Truth Table. Each channel (A&B) has its own CA signals.
ODT(ca)_A ODT(ca)_B	Input	<b>CA ODT Control:</b> The ODT_CA pin is used in conjunction with the Mode Register to turn on/off the On-Die-Termination for CA pins.
DQ[15:0]_A, DQ[15:0]_B	I/O	<b>Data Input/Output:</b> Bi-direction data bus.
DQS[1:0]_t_A, DQS[1:0]_c_A, DQS[1:0]_t_B, DQS[1:0]_c_B	I/O	<b>Data Strobe:</b> DQS_t and DQS_c are bi-directional differential output clock signals used to strobe data during a READ or WRITE. The Data Strobe is generated by the DRAM for a READ and is edge-aligned with Data. The Data Strobe is generated by the Memory Controller for a WRITE and must arrive prior to Data. Each byte of data has a Data Strobe signal pair. Each channel (A & B) has its own DQS strobes.
DMI[1:0]_A, DMI[1:0]_B	I/O	<b>Data Mask Inversion:</b> DMI is a bi-directional signal which is driven HIGH when the data on the data bus is inverted, or driven LOW when the data is in its normal state. Data Inversion can be disabled via a mode register setting. Each byte of data has a DMI signal. Each channel (A & B) has its own DMI signals. This signal is also used along with the DQ signals to provide write data masking information to the DRAM. The DMI pin function - Data Inversion or Data mask - depends on Mode Register setting.
ZQ	Reference	<b>Calibration Reference:</b> Used to calibrate the output drive strength and the termination resistance. There is one ZQ pin per die. The ZQ pin shall be connected to VDDQ through a $240\Omega \pm 1\%$ resistor.
VDDQ, VDD1, VDD2	Supply	<b>Power Supplies:</b> Isolated on the die for improved noise immunity.
VSS, VSSQ	GND	<b>Ground Reference:</b> Power supply ground reference
RESET_n	Input	<b>RESET:</b> When asserted LOW, the RESET_n signal resets all channels of the die. There is one RESET_n pad per die.
NOTE "_A" and "_B" indicate DRAM channel "_A" pads are present in all devices. "_B" pads are present in dual channel SDRAM devices only.		

## 2.6.2 Single channel per die device

Table 2 — Pad Definition and Description for Single channel

Symbol	Type	Description
CK_t, CK_c	Input	<b>Clock:</b> CK_t and CK_c are differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c. AC timings for CA parameters are referenced to CK.
CKE	Input	<b>Clock Enable:</b> CKE HIGH activates and CKE LOW deactivates the internal clock circuits, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is part of the command code.
CS	Input	<b>Chip Select:</b> CS is part of the command code.
CA[5:0]	Input	<b>Command/Address Inputs:</b> CA signals provide the Command and Address inputs according to the Command Truth Table.
ODT(ca)	Input	<b>CA ODT Control:</b> The ODT_CA pin is used in conjunction with the Mode Register to turn on/off the On-Die-Termination for CA pins.
DQ[15:0]	I/O	<b>Data Input/Output:</b> Bi-direction data bus.
DQS[1:0]_t, DQS[1:0]_c	I/O	<b>Data Strobe:</b> DQS_t and DQS_c are bi-directional differential output clock signals used to strobe data during a READ or WRITE. The Data Strobe is generated by the DRAM for a READ and is edge-aligned with Data. The Data Strobe is generated by the Memory Controller for a WRITE and must arrive prior to Data. Each byte of data has a Data Strobe signal pair.
DMI[1:0]	I/O	<b>Data Mask Inversion:</b> DMI is a bi-directional signal which is driven HIGH when the data on the data bus is inverted, or driven LOW when the data is in its normal state. Data Inversion can be disabled via a mode register setting. Each byte of data has a DMI signal. This signal is also used along with the DQ signals to provide write data masking information to the DRAM. The DMI pin function - Data Inversion or Data mask - depends on Mode Register setting.
ZQ	Reference	<b>Calibration Reference:</b> Used to calibrate the output drive strength and the termination resistance. There is one ZQ pin per die. The ZQ pin shall be connected to VDDQ through a 240Ω ± 1% resistor.
VDDQ, VDD1, VDD2	Supply	<b>Power Supplies:</b> Isolated on the die for improved noise immunity.
VSS, VSSQ	GND	<b>Ground Reference:</b> Power supply ground reference
RESET_n	Input	<b>RESET:</b> When asserted LOW, the RESET_n signal resets all channels of the die. There is one RESET_n pad per die.

---

### 3 Functional Description

---

LPDDR4-SDRAM is a high-speed synchronous DRAM device internally configured with either 1 or 2 channels. Single-channel is comprised of 8-banks with from 1 Gb to 16 Gb per channel density. Dual channel is comprised of 8-banks with from 2 Gb to 32 Gb total die density.

Single-channel SDRAM devices contain the following number of bits:

- 1Gb has 1,073,741,824 bits
- 2Gb has 2,147,483,648 bits
- 3Gb has 3,221,225,472 bits
- 4Gb has 4,294,967,296 bits
- 6Gb has 6,442,450,944 bits
- 8Gb has 8,589,934,592 bits
- 12Gb has 12,884,901,888 bits
- 16Gb has 17,179,869,184 bits

Dual-channel SDRAM devices contain the following number of bits:

- 2Gb has 2,147,483,648 bits
- 4Gb has 4,294,967,296 bits
- 6Gb has 6,442,450,944 bits
- 8Gb has 8,589,934,592 bits
- 12Gb has 12,884,901,888 bits
- 16Gb has 17,179,869,184 bits
- 24Gb has 25,769,803,776 bits
- 32Gb has 34,359,738,368 bits

LPDDR4 devices use a 2 or 4 clocks architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 6-bit CA bus contains command, address, and bank information. Each command uses 1, 2 or 4 clock cycle, during which command information is transferred on the positive edge of the clock. See command truth table for details.

These devices use a double data rate architecture on the DQ pins to achieve high speed operation. The double data rate architecture is essentially an 16n prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for the LPDDR4 SDRAM effectively consists of a single 16n-bit wide, one clock cycle data transfer at the internal DRAM core and eight corresponding n-bit wide, one half-clock-cycle data transfers at the I/O pins. Read and write accesses to the LPDDR4 SDRAMs are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Activate command, which is then followed by a Read, Write or Mask Write command.

The address and BA bits registered coincident with the Activate command are used to select the row and the bank to be accessed. The address bits registered coincident with the Read, Write or Mask Write command are used to select the bank and the starting column location for the burst access.

Prior to normal operation, the LPDDR4 SDRAM must be initialized. The following section provides detailed information covering device initialization, register definition, command description and device operation.

**3.1 LPDDR4 SDRAM Addressing****Table 3 — LPDDR4 SDRAM x16 mode Addressing for Dual Channel SDRAM Die**

Memory Density (per Die)	2Gb	4Gb	6Gb	8Gb	12Gb	16Gb	24Gb	32Gb
Memory Density (per x16 channel)	1Gb	2Gb	3Gb	4Gb	6Gb	8Gb	12Gb	16Gb
Configuration	8Mb x 16DQ x 8 banks x 2 channels	16Mb x 16DQ x 8 banks x 2 channels	24Mb x 16DQ x 8 banks x 2 channels	32Mb x 16DQ x 8 banks x 2 channels	48Mb x 16DQ x 8 banks x 2 channels	64Mb x 16DQ x 8 banks x 2 channels	96Mb x 16DQ x 8 banks x 2 channels	128Mb x 16DQ x 8 banks x 2 channels
Number of Channels (per die)	2	2	2	2	2	2	2	2
Number of Banks (per Channel)	8	8	8	8	8	8	8	8
Array Pre-Fetch (bits, per channel)	256	256	256	256	256	256	256	256
Number of Rows (per Channel)	8,192	16,384	24,576	32,768	49,152	65,536	98,304	131,072
Number of Columns (fetch boundaries)	64	64	64	64	64	64	64	64
Page Size (Bytes)	2048	2048	2048	2048	2048	2048	2048	2048
Channel Density (Bits per channel)	1,073,741,824	2,147,483,648	3,221,225,472	4,294,967,296	6,442,450,944	8,589,934,592	12,884,901,888	17,179,869,184
Total Density (Bits per die)	2,147,483,648	4,294,967,296	6,442,450,944	8,589,934,592	12,884,901,888	17,179,869,184	25,769,803,776	34,359,738,368

**Table 3 — LPDDR4 SDRAM x16 mode Addressing for Dual Channel SDRAM Die (Cont'd)**

Memory Density (per Die)		2Gb	4Gb	6Gb	8Gb	12Gb	16Gb	24Gb	32Gb
Bank Address		BA0 - BA2	BA0 - BA2	BA0 - BA2	BA0 - BA2	BA0 - BA2	BA0 - BA2	BA0 - BA2	BA0 - BA2
x16	Row Addresses	R0 - R12	R0 - R13	R0 - R14 (R13=0 when R14=1)	R0 - R14	R0 - R15 (R14=0 when R15=1)	R0 - R15	R0 - R16 (R15=0 when R16=1)	R0 - R16
	Column Addresses	C0 - C9	C0 - C9	C0 - C9	C0 - C9	C0 - C9	C0 - C9	C0 - C9	C0 - C9
Burst Starting Address Boundary		64 - bit	64 - bit	64 - bit	64 - bit	64 - bit	64 - bit	64 - Bit	64 - bit

NOTE 1 The lower two column addresses (C0 - C1) are assumed to be “zero” and are not transmitted on the CA bus.

NOTE 2 Row and Column address values on the CA bus that are not used for a particular density are required to be at valid logic levels.

NOTE 3 For non - binary memory densities, only quarter of the row address space is invalid. When the MSB address bit is “HIGH”, then the MSB - 1 address bit must be “LOW”.

NOTE 4 The row address input which violates restriction described in note 3 in this table may result in undefined or vendor specific behavior. Consult memory vendor for more information.

NOTE 5 For device densities not requiring R17 and R18, R17 and R18 must both be driven High for every ACT-2 command to maintain backward compatibility.  
For device densities not requiring R18, R18 must be driven High for every ACT-2 command to maintain backward compatibility.



**3.1 LPDDR4 SDRAM Addressing (Cont'd)****Table 4 — LPDDR4 SDRAM x16 mode Addressing for Single Channel SDRAM Die**

Memory Density (per Die)	1Gb	2Gb	3Gb	4Gb	6Gb	8Gb	12Gb	16Gb
Memory Density (per x16 channel)	1Gb	2Gb	3Gb	4Gb	6Gb	8Gb	12Gb	16Gb
Configuration	8Mb x 16DQ x 8 banks x 1 channels	16Mb x 16DQ x 8 banks x 1 channels	24Mb x 16DQ x 8 banks x 1 channels	32Mb x 16DQ x 8 banks x 1 channels	48Mb x 16DQ x 8 banks x 1 channels	64Mb x 16DQ x 8 banks x 1 channels	96Mb x 16DQ x 8 banks x 1 channels	128Mb x 16DQ x 8 banks x 1 channels
Number of Channels (per die)	1	1	1	1	1	1	1	1
Number of Banks (per Channel)	8	8	8	8	8	8	8	8
Array Pre-Fetch (bits, per channel)	256	256	256	256	256	256	256	256
Number of Rows (per Channel)	8,192	16,384	24,576	32,768	49,152	65,536	98,304	131,072
Number of Columns (fetch boundaries)	64	64	64	64	64	64	64	64
Page Size (Bytes)	2048	2048	2048	2048	2048	2048	2048	2048
Channel Density (Bits per channel)	1,073,741,824	2,147,483,648	3,221,225,472	4,294,967,296	6,442,450,944	8,589,934,592	12,884,901,888	17,179,869,184

**Table 4 — LPDDR4 SDRAM x16 mode Addressing for Single Channel SDRAM Die (Cont'd)**

Memory Density (per Die)		1Gb	2Gb	3Gb	4Gb	6Gb	8Gb	12Gb	16Gb
Total Density (Bits per die)		1,073,741,824	2,147,483,648	3,221,225,472	4,294,967,296	6,442,450,944	8,589,934,592	12,884,901,888	17,179,869,184
Bank Address		BA0 - BA2	BA0 - BA2	BA0 - BA2	BA0 - BA2	BA0 - BA2	BA0 - BA2	BA0 - BA2	BA0 - BA2
x16	Row Addresses	R0 - R12	R0 - R13	R0 - R14 (R13=0 when R14=1)	R0 - R14	R0 - R15 (R14=0 when R15=1)	R0 - R15	R0 - R16 (R15=0 when R16=1)	R0 - R16
	Column Addresses	C0 - C9	C0 - C9	C0 - C9	C0 - C9	C0 - C9	C0 - C9	C0 - C9	C0 - C9
Burst Starting Address Boundary		64 - bit	64 - bit	64 - bit	64 - bit	64 - bit	64 - bit	64 - bit	64 - bit
NOTE 1 The lower two column addresses (C0 - C1) are assumed to be “zero” and are not transmitted on the CA bus.									
NOTE 2 Row and Column address values on the CA bus that are not used for a particular density are required to be at valid logic levels.									
NOTE 3 For non - binary memory densities, only quarter of the row address space is invalid. When the MSB address bit is “HIGH”, then the MSB - 1 address bit must be “LOW”.									
NOTE 4 The row address input which violates restriction described in note 3 in this table may result in undefined or vendor specific behavior. Consult memory vendor for more information.									
NOTE 5 For device densities not requiring R17 and R18, R17 and R18 must both be driven High for every ACT-2 command to maintain backward compatibility. For device densities not requiring R18, R18 must be driven High for every ACT-2 command to maintain backward compatibility.									

**Table 5 — LPDDR4 SDRAM Byte (x8) mode Addressing for Dual Channel SDRAM Die**

[illegible]

**Table 5 — LPDDR4 SDRAM Byte (x8) mode Addressing for Dual Channel SDRAM Die (Cont'd)**

Memory Density (per Die)	2Gb	4Gb	6Gb	8Gb	12Gb	16Gb	24Gb	32Gb
NOTE 1	The lower two column addresses (C0 - C1) are assumed to be “zero” and are not transmitted on the CA bus.							
NOTE 2	Row and Column address values on the CA bus that are not used for a particular density are required to be at valid logic levels.							
NOTE 3	For non - binary memory densities, only quarter of the row address space is invalid. When the MSB address bit is “HIGH”, then the MSB - 1 address bit must be “LOW”.							
NOTE 4	The row address input which violates restriction described in note 3 in this table may result in undefined or vendor specific behavior. Consult memory vendor for more information.							
NOTE 5	Two byte-mode (one lower byte and one upper byte) die of a given density can be logically and physically combined into a 16-bit standard configuration with twice the given density. See Section of 2.1 for an example.							
NOTE 6	For device densities not requiring R17 and R18, R17 and R18 must both be driven High for every ACT-2 command to maintain backward compatibility. For device densities not requiring R18, R18 must be driven High for every ACT-2 command to maintain backward compatibility.							

**Table 6 — LPDDR4 SDRAM Byte (x8) mode Addressing for Single Channel SDRAM Die**

[illegible]

**Table 6 — LPDDR4 SDRAM Byte (x8) mode Addressing for Single Channel SDRAM Die (Cont'd)**


Memory Density (per Die)	1Gb	2Gb	3Gb	4Gb	6Gb	8Gb	12Gb	16Gb
<p>NOTE 1 The lower two column addresses (C0 - C1) are assumed to be “zero” and are not transmitted on the CA bus.</p> <p>NOTE 2 Row and Column address values on the CA bus that are not used for a particular density is required to at valid logic levels.</p> <p>NOTE 3 For non - binary memory densities, only quarter of the row address space is invalid. When the MSB address bit is “HIGH”, then the MSB - 1 address bit must be “LOW”.</p> <p>NOTE 4 The row address input which violates restriction described in note 3 in this table may result in undefined or vendor specific behavior. Consult memory vendor for more information.</p> <p>NOTE 5 Two byte-mode (one lower byte and one upper byte) die of a given density can be logically and physically combined into a 16-bit standard configuration with twice the given density. See Section of 2.1 for an example.</p> <p>NOTE 6 For device densities not requiring R17 and R18, R17 and R18 must both be driven High for every ACT-2 command to maintain backward compatibility.</p> <p>For device densities not requiring R18, R18 must be driven High for every ACT-2 command to maintain backward compatibility.</p>								

### 3.2 Simplified LPDDR4 State Diagram

LPDDR4-SDRAM state diagram provides a simplified illustration of allowed state transitions and the related commands to control them. For a complete definition of the device behavior, the information provided by the state diagram should be integrated with the truth tables and timing specification.


The truth tables provide complementary information to the state diagram; they clarify the device behavior and the applied restrictions when considering the actual state of all the banks.

For the command definition, see Section 4, Command Definitions and Timing Diagrams.



**Figure 6 — LPDDR4:Simplified Bus Interface State Diagram - Sheet 1**

### 3.2 Simplified LPDDR4 State Diagram (cont'd)



- NOTE 1 From the Self Refresh state the device can enter Power-Down, MRR, MRW, or MPC states. See Section 4.20 on Self Refresh for more information.
- NOTE 2 In IDLE state, all banks are precharged.
- NOTE 3 In the case of a MRW command to enter a training mode, the state machine will not automatically return to the IDLE state at the conclusion of training. See Section 4.24 for more information.
- NOTE 4 In the case of a MPC command to enter a training mode, the state machine may not automatically return to the IDLE state at the conclusion of training. See Section 4.35 for more information.
- NOTE 5 This simplified State Diagram is intended to provide an overview of the possible state transitions and the commands to control them. In particular, situations involving more than one bank, the enabling or disabling of on-die termination, and some other events are not captured in full detail.
- NOTE 6 States that have an "automatic return" and can be accessed from more than one prior state (Ex. MRW from either Idle or Active states) will return to the state from when they were initiated (Ex. MRW from Idle will return to Idle).
- NOTE 7 The RESET\_n pin can be asserted from any state, and will cause the SDRAM to go to the Reset State. The diagram shows RESET applied from the Power-On as an example, but the Diagram should not be construed as a restriction on RESET\_n.

**Figure 7 — LPDDR4:Simplified Bus Interface State Diagram - Sheet 2**



### 3.3 Power-up, Initialization and Power-off Procedure

For power-up and reset initialization, in order to prevent DRAM from functioning improperly, default values of the following MR settings are defined as Table 7.

**Table 7 — MRS defaults settings**

Item	MRS	Default Setting	Description
FSP-OP/WR	MR13 OP[7:6]	00 <sub>B</sub>	FSP-OP/WR[0] are enabled
WLS	MR2 OP[6]	0 <sub>B</sub>	Write Latency Set 0 is selected
WL	MR2 OP[5:3]	000 <sub>B</sub>	WL = 4
RL	MR2 OP[2:0]	000 <sub>B</sub>	RL = 6, nRTP=8
nWR	MR1 OP[6:4]	000 <sub>B</sub>	nWR = 6
DBI-WR/RD	MR3 OP[7:6]	00 <sub>B</sub>	Write & Read DBI are disabled
CA ODT	MR11 OP[6:4]	000 <sub>B</sub>	CA ODT is disabled
DQ ODT	MR11 OP[2:0]	000 <sub>B</sub>	DQ ODT is disabled
V <sub>REF</sub> (CA) Setting	MR12 OP[6]	1 <sub>B</sub>	V <sub>REF</sub> (CA) Range[1] enabled
V <sub>REF</sub> (CA) Value	MR12 OP[5:0]	001101 <sub>B</sub>	Range1 : 27.2% of V <sub>DD2</sub>
V <sub>REF</sub> (DQ) Setting	MR14 OP[6]	1 <sub>B</sub>	V <sub>REF</sub> (DQ) Range[1] enabled
V <sub>REF</sub> (DQ) Value	MR14 OP[5:0]	001101 <sub>B</sub>	Range1 : 27.2% of V <sub>DDQ</sub>

#### 3.3.1 Voltage Ramp and Device Initialization

The following sequence shall be used to power up the LPDDR4 device. Unless specified otherwise, these steps are mandatory. Note that the power-up sequence of all channels must proceed simultaneously.


1. While applying power (after Ta), RESET\_n is recommended to be LOW ( $\leq 0.2 \times V_{DD2}$ ) and all other inputs must be between VILmin and VIHmax. The device outputs remain at High-Z while RESET\_n is held LOW. Power supply voltage ramp requirements are provided in Table 8. V<sub>DD1</sub> must ramp at the same time or earlier than V<sub>DD2</sub>. V<sub>DD2</sub> must ramp at the same time or earlier than V<sub>DDQ</sub>.

**Table 8 — Voltage Ramp Conditions**

After	Applicable Conditions
Ta is reached	V <sub>DD1</sub> must be greater than V <sub>DD2</sub>
	V <sub>DD2</sub> must be greater than V <sub>DDQ</sub> - 200 mV
NOTE 1 Ta is the point when any power supply first reaches 300 mV. NOTE 2 Voltage ramp conditions in Table 5 apply between Ta and power-off (controlled or uncontrolled). NOTE 3 Tb is the point at which all supply and reference voltages are within their defined ranges. NOTE 4 Power ramp duration tINIT0 (Tb-Ta) must not exceed 20ms. NOTE 5 The voltage difference between any of V <sub>SS</sub> and V <sub>SSQ</sub> pins must not exceed 100 mV.	

2. Following the completion of the voltage ramp (Tb), RESET\_n must be maintained LOW. DQ, DMI, DQS\_t and DQS\_c voltage levels must be between V<sub>SSQ</sub> and V<sub>DDQ</sub> during voltage ramp to avoid latch-up. CKE, CK\_t, CK\_c, CS\_n and CA input levels must be between V<sub>SS</sub> and V<sub>DD2</sub> during voltage ramp to avoid latch-up.
3. Beginning at Tb, RESET\_n must remain LOW for at least tINIT1(Tc), after which RESET\_n can be deasserted to HIGH(Tc). At least 10ns before RESET\_n de-assertion, CKE is required to be set LOW. All other input signals are "Don't Care".

### 3.3.1 Voltage Ramp and Device Initialization (cont'd)



**Figure 8 — Power Ramp and Initialization Sequence**

4. After RESET\_n is de-asserted(Tc), wait at least tINIT3 before activating CKE. Clock(CK\_t,CK\_c) is required to be started and stabilized for tINIT4 before CKE goes active(Td). CS is required to be maintained LOW when controller activates CKE.
5. After setting CKE high, wait minimum of tINIT5 to issue any MRR or MRW commands (Te). For both MRR and MRW commands, the clock frequency must be within the range defined for tCKb. Some AC parameters (for example, tDQSCK) could have relaxed timings (such as tDQSCKb) before the system is appropriately configured.)
6. After completing all MRW commands to set the Pull-up, Pull-down and Rx termination values, the DRAM controller can issue ZQCAL Start command to the memory (Tf). This command is used to calibrate VOH level and output impedance over process, voltage and temperature. In systems where more than one LPDDR4 DRAM devices share one external ZQ resistor, the controller must not overlap the ZQ calibration sequence of each LPDDR4 device. ZQ calibration sequence is completed after tZQCAL (Tg) and the ZQCAL Latch command must be issued to update the DQ drivers and DQ+CA ODT to the calibrated values.

### 3.3.1 Voltage Ramp and Device Initialization (cont'd)

7. After  $t_{ZQLAT}$  is satisfied ( $T_h$ ), the command bus (internal  $V_{REF}(CA)$ , CS, and CA) should be trained for high-speed operation by issuing an MRW command (Command Bus Training Mode). This command is used to calibrate the device's internal  $V_{REF}$  and align CS/CA with CK for high-speed operation. The LPDDR4 device will power-up with receivers configured for low-speed operations, and  $V_{REF}(CA)$  set to a default factory setting. Normal device operation at clock speeds higher than  $t_{CKb}$  may not be possible until command bus training has been completed.

**NOTE** The command bus training MRW command uses the CA bus as inputs for the calibration data stream, and outputs the results asynchronously on the DQ bus. See Section 4.28 for information on how to enter/exit the training mode.

8. After command bus training, DRAM controller must perform write leveling. Write leveling mode is enabled when MR2 OP[7] is high ( $T_i$ ). See Section 4.30, Mode Register Write-WR Leveling Mode, for detailed description of write leveling entry and exit sequence. In write leveling mode, the DRAM controller adjusts write DQS\_ $t/c$  timing to the point where the LPDDR4 device recognizes the start of write DQ data burst with desired write latency.
9. After write leveling, the DQ Bus (internal  $V_{REF}(DQ)$ , DQS, and DQ) should be trained for high-speed operation using the MPC training commands and by issuing MRW commands to adjust  $V_{REF}(DQ)(T_j)$ . The LPDDR4 device will power-up with receivers configured for low-speed operations and  $V_{REF}(DQ)$  set to a default factory setting. Normal device operation at clock speeds higher than  $t_{CKb}$  should not be attempted until DQ Bus training has been completed. The MPC Read Calibration command is used together with MPC FIFO Write/Read commands to train DQ bus without disturbing the memory array contents. See DQ Bus Training section for detailed DQ Bus Training sequence.
10. At  $T_k$  the LPDDR4 device is ready for normal operation, and is ready to accept any valid command. Any more registers that have not previously been set up for normal operation should be written at this time.

**Table 9 — Initialization Timing Parameters**

Parameter	Value		Unit	Comment
	Min	Max		
$t_{INIT0}$	-	20	ms	Maximum voltage-ramp time
$t_{INIT1}$	200	-	us	Minimum RESET_n LOW time after completion of voltage ramp
$t_{INIT2}$	10	-	ns	Minimum CKE low time before RESET_n high
$t_{INIT3}$	2	-	ms	Minimum CKE low time after RESET_n high
$t_{INIT4}$	5	-	tCK	Minimum stable clock before first CKE high
$t_{INIT5}$	2	-	us	Minimum idle time before first MRW/MRR command
$t_{ZQCAL}$	1	-	us	ZQ calibration time
$t_{ZQLAT}$	Max(30ns, 8tCK)	-	ns	ZQCAL latch quiet time.
$t_{CKb}$	Note <sup>*1,2</sup>	Note <sup>*1,2</sup>	ns	Clock cycle time during boot

NOTE 1 Min tCKb guaranteed by DRAM test is 18 ns.

NOTE 2 The system may boot at a higher frequency than dictated by min tCKb. The higher boot frequency is system dependent.

### 3.3.2 Reset Initialization with Stable Power

The following sequence is required for RESET at no power interruption initialization.

1. Assert RESET\_n below  $0.2 \times V_{DD2}$  anytime when reset is needed. RESET\_n needs to be maintained for minimum tPW\_RESET. CKE must be pulled LOW at least 10 ns before de-asserting RESET\_n.
2. Repeat steps 4 to 10 in Section 3.3.1.

**Table 10 — Reset Timing Parameter**

Parameter	Value		Unit	Comment
	Min	Max		
tPW_RESET	100	-	ns	Minimum RESET_n low Time for Reset Initialization with stable power

### 3.3.3 Power-off Sequence

The following procedure is required to power off the device.

While powering off, CKE must be held LOW ( $\leq 0.2 \times V_{DD2}$ ) and all other inputs must be between VILmin and VIHmax. The device outputs remain at High-Z while CKE is held LOW. DQ, DMI, DQS\_t and DQS\_c voltage levels must be between  $V_{SSQ}$  and  $V_{DDQ}$  during voltage ramp to avoid latch-up. RESET\_n, CK\_t, CK\_c, CS and CA input levels must be between  $V_{SS}$  and  $V_{DD2}$  during voltage ramp to avoid latch-up.

Tx is the point where any power supply drops below the minimum value specified.

Tz is the point where all power supplies are below 300mV. After TZ, the device is powered off.

**Table 11 — Power Supply Conditions**

After	Applicable Conditions
Tx and Tz	$V_{DD1}$ must be greater than $V_{DD2}$
	$V_{DD2}$ must be greater than $V_{DDQ} - 200$ mV

The voltage difference between any of  $V_{SS}$ ,  $V_{SSQ}$  pins must not exceed 100 mV.

### 3.3.4 Uncontrolled Power-Off Sequence

When an uncontrolled power-off occurs, the following conditions must be met:

At Tx, when the power supply drops below the minimum values specified, all power supplies must be turned off and all power supply current capacity must be at zero, except any static charge remaining in the system.

After Tz (the point at which all power supplies first reach 300mV), the device must power off. During this period the relative voltage between power supplies is uncontrolled.  $V_{DD1}$  and  $V_{DD2}$  must decrease with a slope lower than  $0.5$  V/ $\mu$ s between Tx and Tz.

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

**Table 12 — Timing Parameters Power Off**

Symbol	Value		Unit	Comment
	Min	Max		
tPOFF	-	2	s	Maximum Power-off ramp item

### **3.4 Mode Register Definition**

#### **3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM**

Table 13 shows the mode registers for LPDDR4 SDRAM. Each register is denoted as "R" if it can be read but not written, "W" if it can be written but not read, and "R/W" if it can be read and written. A Mode Register Read command is used to read a mode register. A Mode Register Write command is used to write a mode register.

### Table 13 — Mode Register Assignment in LPDDR4 SDRAM

MR#	OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
0	CATR	SCLS	SE mode	RZQI		RFM Support	Latency Mode	Refresh mode
1	RPST	nWR (for AP)			RD-PRE	WR-PRE	BL	
2	WR Lev	WLS	WL			RL		
3	DBI-WR	DBI-RD	PDDS			PPRP	WR PST	PU-CAL
4	TUF	Thermal Offset		PPRE	SR Abort	Refresh Rate		
5	LPDDR4 Manufacturer ID							
6	Revision ID-1							
7	Revision ID-2							
8	IO Width		Density				Type	
9	Vendor Specific Test Register							
10	RFU							ZQ-Reset
11	Reserved	CA ODT			Reserved	DQ ODT		
12	CBT Mode for Byte Mode	VR-CA	$V_{REF}(CA)$					
13	FSP-OP	FSP-WR	DMD	RRO	VRCG	VRO	RPT	CBT
14	RFU	VR(dq)	$V_{REF}(DQ)$					
15	Lower-Byte Invert Register for DQ Calibration							
16	PASR Bank Mask							
17	PASR Segment Mask							
18	DQS Oscillator Count - LSB							
19	DQS Oscillator Count - MSB							
20	Upper-Byte Invert Register for DQ Calibration							
21	RFU							
22	ODTD for x8 2ch(Byte) mode	ODTD-CA	ODTE-CS	ODTE-CK	SOC ODT			
23	DQS interval timer run time setting							
24	RAAMMT		RAAIMT					RFM
25	PPR Resource							
26	RFU						SCL	
27	RFU							
28	RFU							
29	RFU							
30	Reserved for testing - SDRAM will ignore							
31	Bytemode Vref Selection		RFU					
32	DQ Calibration Pattern "A" (default = 5AH)							
33	RFU							
34	RFU							
35	RFU							
36	RFU							RAADEC
37	RFU							
38	RFU							
39	Reserved for testing - SDRAM will ignore							
40	DQ Calibration Pattern "B" (default = 3CH)							

## 3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM (Cont'd)

Table 14 — MR0 Register Information (MA[5:0] = 00<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
CATR	SCLS	RFU	RZQI		RFM Support	Latency Mode	Refresh mode

Table 15 — MR0 Register Functions

Function	Register Type	Operand	Data	Notes
Refresh mode	Read-only	OP[0]	0 <sub>B</sub> : Both legacy & modified refresh mode supported 1 <sub>B</sub> : Only modified refresh mode supported	
Latency Mode		OP[1]	0 <sub>B</sub> : Device supports x16 mode latency 1 <sub>B</sub> : Device supports byte mode latency	6,7
RFM Support		OP[2]	0 <sub>B</sub> : TRR is supported 1 <sub>B</sub> : RFM is supported	
RZQI (Built-in Self-Test for RZQ)		OP[4:3]	00 <sub>B</sub> : RZQ Self-Test Not Supported 01 <sub>B</sub> : ZQ pin may connect to V <sub>SSQ</sub> or float 10 <sub>B</sub> : ZQ-pin may short to V <sub>DDQ</sub> 11 <sub>B</sub> : ZQ-pin Self-Test Completed, no error condition detected (ZQ-pin may not connect to V <sub>SSQ</sub> or float, nor short to V <sub>DDQ</sub> )	1,2,3,4
SCLS (Scaling Level support)		OP[6]	0 <sub>B</sub> : Scaling level is not supported 1 <sub>B</sub> : Scaling level is supported	7
CATR (CA Terminating Rank)		OP[7]	0 <sub>B</sub> : CA for this rank is not terminated 1 <sub>B</sub> : Vendor specific	5

Notes:

1. RZQI MR value, if supported, will be valid after the following sequence:
  - a. Completion of MPC ZQCAL Start command to either channel.
  - b. Completion of MPC ZQCAL Latch command to either channel then tZQLAT is satisfied.
 RZQI value will be lost after Reset.
2. If the ZQ-pin is connected to V<sub>SSQ</sub> to set default calibration, OP[4:3] shall be set to 01<sub>B</sub>. If the ZQ-pin is not connected to V<sub>SSQ</sub>, either OP[4:3] = 01<sub>B</sub> or OP[4:3] = 10<sub>B</sub> might indicate a ZQ-pin assembly error. It is recommended that the assembly error is corrected.
3. In the case of possible assembly error, the LPDDR4-SDRAM device will default to factory trim settings for RON, and will ignore ZQ Calibration commands. In either case, the device may not function as intended.
4. If ZQ Self-Test returns OP[4:3] = 11<sub>B</sub>, the device has detected a resistor connected to the ZQ-pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e. 240Ω ± 1%).
5. CATR functionality is Vendor specific. CATR can either indicate the connection status of the ODTCA pad for the die or whether CA for the rank is terminated. Consult the vendor device datasheet for details.
6. Byte mode latency for x16 device is only allowed when it is stacked in a same package with byte mode device.
7. Vendor programmed.

## 3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM (Cont'd)

Table 16 — MR1 Register Information (MA[5:0] = 01<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RPST	nWR (for AP)			RD-PRE	WR-PRE	BL	

Table 17 — MR1 Register Functions

Function	Register Type	Operand	Data	Notes
<b>BL</b> (Burst Length)	Write-only	OP[1:0]	00 <sub>B</sub> : BL=16 Sequential (default) 01 <sub>B</sub> : BL=32 Sequential 10 <sub>B</sub> : BL=16 or 32 Sequential (on-the-fly) All Others: Reserved	1,7
<b>WR-PRE</b> (WR Pre-amble Length)		OP[2]	0 <sub>B</sub> : Reserved 1 <sub>B</sub> : WR Pre-amble = 2*tCK	5,6
<b>RD-PRE</b> (RD Pre-amble Type)		OP[3]	0 <sub>B</sub> : RD Pre-amble = Static (default) 1 <sub>B</sub> : RD Pre-amble = Toggle	3,5,6
<b>nWR</b> (Write-Recovery for Auto-Precharge commands)		OP[6:4]	For x16 mode MR26 OP[1:0]= 00 <sub>B</sub> 000 <sub>B</sub> : nWR = 6 (default) 001 <sub>B</sub> : nWR = 10 010 <sub>B</sub> : nWR = 16 011 <sub>B</sub> : nWR = 20 100 <sub>B</sub> : nWR = 24 101 <sub>B</sub> : nWR = 30 110 <sub>B</sub> : nWR = 34 111 <sub>B</sub> : nWR = 40 For Byte (x8) mode MR26 OP[1:0]= 00 <sub>B</sub> 000 <sub>B</sub> : nWR = 6 (default) 001 <sub>B</sub> : nWR = 12 010 <sub>B</sub> : nWR = 16 011 <sub>B</sub> : nWR = 22 100 <sub>B</sub> : nWR = 28 101 <sub>B</sub> : nWR = 32 110 <sub>B</sub> : nWR = 38 111 <sub>B</sub> : nWR = 44	2,5,6



Table 17 — MR1 Register Functions (Cont'd)

Function	Register Type	Operand	Data	Notes
<b>nWR</b> <b>(Write-Recovery for Auto-Precharge commands)</b>	<b>Write-only</b>	<b>OP[6:4]</b>	<b>For x16 mode MR26 OP[1:0]= 01<sub>B</sub></b> <b>000<sub>B</sub>: nWR = 11 (default)</b> <b>001<sub>B</sub>: nWR = 19</b> <b>010<sub>B</sub>: nWR = 29</b> <b>011<sub>B</sub>: nWR = 38</b> <b>100<sub>B</sub>: nWR = 46</b> <b>101<sub>B</sub>: nWR = 56</b> <b>110<sub>B</sub>: nWR = 64</b> <b>111<sub>B</sub>: nWR = 75</b>  <b>For Byte (x8) mode MR26 OP[1:0]= 01<sub>B</sub></b> <b>000<sub>B</sub>: nWR = 11 (default)</b> <b>001<sub>B</sub>: nWR = 21</b> <b>010<sub>B</sub>: nWR = 29</b> <b>011<sub>B</sub>: nWR = 40</b> <b>100<sub>B</sub>: nWR = 50</b> <b>101<sub>B</sub>: nWR = 58</b> <b>110<sub>B</sub>: nWR = 68</b> <b>111<sub>B</sub>: nWR = 79</b>	<b>2,5,6</b>
<b>RPST</b> <b>(RD Post-Amble Length)</b>		<b>OP[7]</b>	<b>0<sub>B</sub>: RD Post-amble = 0.5*tCK (default)</b> <b>1<sub>B</sub>: RD Post-amble = 1.5*tCK</b>	<b>4,5,6</b>
<b>NOTE 1</b> Burst length on-the-fly can be set to either BL=16 or BL=32 by setting the “BL” bit in the command operands. See the Command Truth Table.				
<b>NOTE 2</b> The programmed value of nWR is the number of clock cycles the LPDDR4-SDRAM device uses to determine the starting point of an internal Precharge operation after a Write burst with AP (auto-precharge) enabled. See section 4.12 Read and Write Latencies.				
<b>NOTE 3</b> For Read operations this bit must be set to select between a "toggling" pre-amble and a "Non-toggling" Pre-amble. See 4.5, Read Preamble and Postamble, for a drawing of each type of pre-amble.				
<b>NOTE 4</b> OP[7] provides an optional READ post-amble with an additional rising and falling edge of DQS <sub>t</sub> . The optional postamble cycle is provided for the benefit of certain memory controllers.				
<b>NOTE 5</b> There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be read from with an MRR command to this MR address.				
<b>NOTE 6</b> There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.				
<b>NOTE 7</b> Supporting the two physical registers for Burst Length: MR1 OP[1:0] as optional feature. Applications requiring support of both vendor options shall assure that both FSP-OP[0] and FSP-OP[1] are set to the same code. Refer to vendor data sheets for detail				

### 3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM (Cont'd)

**Table 18 — Burst Sequence for READ**

Burst Length	Burst Type	C4	C3	C2	C1	C0	Burst Cycle Number and Burst Address Sequence																															
							1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
16	SEQ	V	0	0	0	0	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F																
		V	0	1	0	0	4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3																
		V	1	0	0	0	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7																
		V	1	1	0	0	C	D	E	F	0	1	2	3	4	5	6	7	8	9	A	B																
32	SEQ	0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F
		0	0	1	0	0	4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13
		0	1	0	0	0	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17
		0	1	1	0	0	C	D	E	F	0	1	2	3	4	5	6	7	8	9	A	B	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B
		1	0	0	0	0	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
		1	0	1	0	0	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3
		1	1	0	0	0	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7
		1	1	1	0	0	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B	C	D	E	F	0	1	2	3	4	5	6	7	8	9	A	B

NOTE 1 C0-C1 are assumed to be '0', and are not transmitted on the command bus.

NOTE 2 The starting burst address is on 64-bit (4n) boundaries.

**Table 19 — Burst Sequence for Write**

Burst Length	Burst Type	C4	C3	C2	C1	C0	Burst Cycle Number and Burst Address Sequence																															
							1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
16	SEQ	V	0	0	0	0	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F																
32	SEQ	0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F

NOTE 1 C0-C1 are assumed to be '0', and are not transmitted on the command bus.

NOTE 2 The starting address is on 256-bit (16n) boundaries for Burst length 16.

NOTE 3 The starting address is on 512-bit (32n) boundaries for Burst length 32.

NOTE 4 C2-C3 shall be set to '0' for all Write operations.

## 3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM (Cont'd)

Table 20 — MR2 Register Information (MA[5:0] = 02<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
WR Lev	WLS	WL			RL		

Table 21 — MR2 Register Functions

Function	Register Type	Operand	Data	Notes
RL (Read latency)	Write-only	OP[2:0]	<p>For x16 mode</p> <p>RL &amp; nRTP for DBI-RD Disabled (MR3 OP[6]=0<sub>B</sub>)</p> <p>000<sub>B</sub>: RL=6, nRTP = 8 (Default)</p> <p>001<sub>B</sub>: RL=10, nRTP = 8</p> <p>010<sub>B</sub>: RL=14, nRTP = 8</p> <p>011<sub>B</sub>: RL=20, nRTP = 8</p> <p>100<sub>B</sub>: RL=24, nRTP = 10</p> <p>101<sub>B</sub>: RL=28, nRTP = 12</p> <p>110<sub>B</sub>: RL=32, nRTP = 14</p> <p>111<sub>B</sub>: RL=36, nRTP = 16</p> <p>RL &amp; nRTP for DBI-RD Enabled (MR3 OP[6]=1<sub>B</sub>)</p> <p>000<sub>B</sub>: RL=6, nRTP = 8</p> <p>001<sub>B</sub>: RL=12, nRTP = 8</p> <p>010<sub>B</sub>: RL=16, nRTP = 8</p> <p>011<sub>B</sub>: RL=22, nRTP = 8</p> <p>100<sub>B</sub>: RL=28, nRTP = 10</p> <p>101<sub>B</sub>: RL=32, nRTP = 12</p> <p>110<sub>B</sub>: RL=36, nRTP = 14</p> <p>111<sub>B</sub>: RL=40, nRTP = 16</p> <p>For Byte (x8) mode</p> <p>RL &amp; nRTP for DBI-RD Disabled (MR3 OP[6]=0<sub>B</sub>)</p> <p>000<sub>B</sub>: RL= 6 &amp; nRTP = 8 (Default)</p> <p>001<sub>B</sub>: RL= 10 &amp; nRTP = 8</p> <p>010<sub>B</sub>: RL= 16 &amp; nRTP = 8</p> <p>011<sub>B</sub>: RL= 22 &amp; nRTP = 8</p> <p>100<sub>B</sub>: RL= 26 &amp; nRTP = 10</p> <p>101<sub>B</sub>: RL= 32 &amp; nRTP = 12</p> <p>110<sub>B</sub>: RL= 36 &amp; nRTP = 14</p> <p>111<sub>B</sub>: RL= 40 &amp; nRTP = 16</p> <p>RL &amp; nRTP for DBI-RD Enabled (MR3 OP[6]=1<sub>B</sub>)</p> <p>000<sub>B</sub>: RL= 6 &amp; nRTP = 8</p> <p>001<sub>B</sub>: RL= 12 &amp; nRTP = 8</p> <p>010<sub>B</sub>: RL= 18 &amp; nRTP = 8</p> <p>011<sub>B</sub>: RL= 24 &amp; nRTP = 8</p> <p>100<sub>B</sub>: RL= 30 &amp; nRTP = 10</p> <p>101<sub>B</sub>: RL= 36 &amp; nRTP = 12</p> <p>110<sub>B</sub>: RL= 40 &amp; nRTP = 14</p> <p>111<sub>B</sub>: RL= 44 &amp; nRTP = 16</p>	1,3,4

Table 21 — MR2 Register Functions (Cont'd)

Function	Register Type	Operand	Data	Notes
WL (Write latency)	Write-only	OP[5:3]	For x16 mode WL Set "A" (MR2 OP[6]=0 <sub>B</sub> ) 000 <sub>B</sub> : WL=4 (Default) 001 <sub>B</sub> : WL=6 010 <sub>B</sub> : WL=8 011 <sub>B</sub> : WL=10 100 <sub>B</sub> : WL=12 101 <sub>B</sub> : WL=14 110 <sub>B</sub> : WL=16 111 <sub>B</sub> : WL=18 WL Set "B" (MR2 OP[6]=1 <sub>B</sub> ) 000 <sub>B</sub> : WL=4 001 <sub>B</sub> : WL=8 010 <sub>B</sub> : WL=12 011 <sub>B</sub> : WL=18 100 <sub>B</sub> : WL=22 101 <sub>B</sub> : WL=26 110 <sub>B</sub> : WL=30 111 <sub>B</sub> : WL=34 For Byte (x8) mode WL Set "A" (MR2 OP[6]=0 <sub>B</sub> ) 000 <sub>B</sub> : WL=4 (Default) 001 <sub>B</sub> : WL=6 010 <sub>B</sub> : WL=8 011 <sub>B</sub> : WL=10 100 <sub>B</sub> : WL=12 101 <sub>B</sub> : WL=14 110 <sub>B</sub> : WL=16 111 <sub>B</sub> : WL=18 WL Set "B" (MR2 OP[6]=1 <sub>B</sub> ) 000 <sub>B</sub> : WL=4 001 <sub>B</sub> : WL=8 010 <sub>B</sub> : WL=12 011 <sub>B</sub> : WL=18 100 <sub>B</sub> : WL=22 101 <sub>B</sub> : WL=26 110 <sub>B</sub> : WL=30 111 <sub>B</sub> : WL=34	1,3,4
WLS (Write Latency Set)		OP[6]	0 <sub>B</sub> : WL Set "A" (default) 1 <sub>B</sub> : WL Set "B"	1,3,4
WR LEV (Write Leveling)		OP[7]	0 <sub>B</sub> : Disabled (default) 1 <sub>B</sub> : Enabled	2

**Table 21 — MR2 Register Functions (Cont'd)**

Function	Register Type	Operand	Data	Notes
NOTE 1	See Section 4.12 Read and Write Latencies for detail.			
NOTE 2	After a MRW to set the Write Leveling Enable bit (OP[7]=1B), the LPDDR4-SDRAM device remains in the MRW state until another MRW command clears the bit (OP[7]=0B). No other commands are allowed until the Write Leveling Enable bit is cleared.			
NOTE 3	There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address.			
NOTE 4	There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.			

## 3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM (Cont'd)

Table 22 — MR3 Register Information (MA[5:0] = 03<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DBI-WR	DBI-RD	PDDS			PPRP	WR PST	PU-CAL

Table 23 — MR3 Register Functions

Function	Register Type	Operand	Data	Notes
PU-Cal (Pull-up Calibration Point)	Write-only	OP[0]	0 <sub>B</sub> : V <sub>DDQ</sub> /2.5 1 <sub>B</sub> : V <sub>DDQ</sub> /3 (default)	1,4
WR PST(WR Post-Amble Length)		OP[1]	0 <sub>B</sub> : WR Post-amble = 0.5*tCK (default) 1 <sub>B</sub> : WR Post-amble = 1.5*tCK(Vendor specific function)	2,3,5
Post Package Repair Protection		OP[2]	0 <sub>B</sub> : PPR protection disabled (default) 1 <sub>B</sub> : PPR protection enabled	6
PDDS (Pull-Down Drive Strength)		OP[5:3]	000 <sub>B</sub> : RFU 001 <sub>B</sub> : RZQ/1 010 <sub>B</sub> : RZQ/2 011 <sub>B</sub> : RZQ/3 100 <sub>B</sub> : RZQ/4 101 <sub>B</sub> : RZQ/5 110 <sub>B</sub> : RZQ/6 (default) 111 <sub>B</sub> : Reserved	1,2,3
DBI-RD (DBI-Read Enable)		OP[6]	0 <sub>B</sub> : Disabled (default) 1 <sub>B</sub> : Enabled	2,3
DBI-WR (DBI-Write Enable)		OP[7]	0 <sub>B</sub> : Disabled (default) 1 <sub>B</sub> : Enabled	2,3
NOTE 1 All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage and temperature vary.				
NOTE 2 There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.				
NOTE 3 There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.				
NOTE 4 For dual channel devices, PU-CAL setting is required as the same value for both Ch.A and Ch.B before issuing ZQ Cal start command.				
NOTE 5 Refer to the supplier data sheet for vendor specific function. 1.5*tCK apply > 1.6GHz clock.				
NOTE 6 If MR3 OP[2] is set to 1b then PPR protection mode is enabled. The PPR Protection bit is a sticky bit and can only be set to 0b by a power on reset. MR4 OP[4] controls entry to PPR Mode. If PPR protection is enabled then DRAM will not allow writing of 1 to MR4 OP[4].				

## 3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM (Cont'd)

Table 24 — MR4 Register Information (MA[5:0] = 04<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
TUF	Thermal Offset		PPRE	SR Abort	Refresh Rate		

Table 25 — MR4 Register Functions

Function	Register Type	Operand	Data	Notes
Refresh Rate	Read	OP[2:0]	000 <sub>B</sub> : SDRAM Low temperature operating limit exceeded 001 <sub>B</sub> : 4x refresh 010 <sub>B</sub> : 2x refresh 011 <sub>B</sub> : 1x refresh (default) 100 <sub>B</sub> : 0.5x refresh 101 <sub>B</sub> : 0.25x refresh, no de-rating 110 <sub>B</sub> : 0.25x refresh, with de-rating 111 <sub>B</sub> : SDRAM High temperature operating limit exceeded	1,2,3,4,7,8,9
SR Abort (Self Refresh Abort)	Write	OP[3]	0 <sub>B</sub> : Disable (default) 1 <sub>B</sub> : Enable	9,11
PPRE (Post-package repair entry/exit)	Write	OP[4]	0 <sub>B</sub> : Exit PPR mode (default) 1 <sub>B</sub> : Enter PPR mode	5,9
Thermal Offset (Vender Specific Function)	Write	OP[6:5]	00 <sub>B</sub> : No offset, 0~5°C gradient (default) 01 <sub>B</sub> : 5°C offset, 5~10°C gradient 10 <sub>B</sub> : 10°C offset, 10~15°C gradient 11 <sub>B</sub> : Reserved	10
TUF (Temperature Update Flag)	Read	OP[7]	0 <sub>B</sub> : No change in OP[2:0] since last MR4 read (default) 1 <sub>B</sub> : Change in OP[2:0] since last MR4 read	6,7,8

- NOTE 1 The refresh rate for each MR4-OP[2:0] setting applies to tREFI, tREFIpb, and tREFW. OP[2:0]=011<sub>B</sub> corresponds to a device temperature of 85 °C. Other values require either a longer (2x, 4x) refresh interval at lower temperatures, or a shorter (0.5x, 0.25x) refresh interval at higher temperatures. If OP[2]=1<sub>B</sub>, the device temperature is greater than 85 °C.
- NOTE 2 At higher temperatures (>85 °C), AC timing derating may be required. If derating is required the LPDDR4-SDRAM will set OP[2:0]=110<sub>B</sub>. See derating timing requirements in 10.3, Table 219.
- NOTE 3 DRAM vendors may or may not report all of the possible settings over the operating temperature range of the device. Each vendor guarantees that their device will work at any temperature within the range using the refresh interval requested by their device.
- NOTE 4 The device may not operate properly when OP[2:0]=000<sub>B</sub> or 111<sub>B</sub>.
- NOTE 5 Post-package repair can be entered or exited by writing to OP[4].
- NOTE 6 When OP[7]=1, the refresh rate reported in OP[2:0] has changed since the last MR4 read. A mode register read from MR4 will reset OP[7] to '0'.
- NOTE 7 OP[7] = 0 at power-up. OP[2:0] bits are valid after initialization sequence(Te).
- NOTE 8 See the section on "temperature Sensor" for information on the recommended frequency of reading MR4.
- NOTE 9 OP[6:3] bits that can be written in this register. All other bits will be ignored by the DRAM during a MRW to this register.
- NOTE 10 Refer to the supplier data sheet for vender specific function.
- NOTE 11 Self Refresh abort feature is available for higher density devices starting with 12Gb device.

## 3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM (Cont'd)

Table 26 — MR5 Register Information (MA[5:0] = 05<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
LPDDR4 Manufacturer ID							

Table 27 — MR5 Register Functions

Function	Register Type	Operand	Data	Notes
LPDDR4 Manufacturer ID	Read-only	OP[7:0]	See JEP166, LPDDR4 Manufacturer ID Codes	

Table 28 — MR6 Register Information (MA[5:0] = 06<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Revision ID-1							

Table 29 — MR6 Register Functions

Function	Register Type	Operand	Data	Notes
LPDDR4 Revision ID-1	Read-only	OP[7:0]	00000000 <sub>B</sub> : A-version 00000001 <sub>B</sub> : B-version	1
NOTE 1 MR6 is vendor specific.				

Table 30 — MR7 Register Information (MA[5:0] = 07<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Revision ID-2							

Table 31 — MR7 Register Functions

Function	Register Type	Operand	Data	Notes
LPDDR4 Revision ID-2	Read-only	OP[7:0]	00000000 <sub>B</sub> : A-version 00000001 <sub>B</sub> : B-version	1
NOTE 1 MR7 is vendor specific.				



## 3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM (Cont'd)

Table 32 — MR8 Register Information (MA[5:0] = 08<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
IO Width		Density				Type	

Table 33 — MR8 Register Functions

Function	Register Type	Operand	Data	Notes
Type	Read-only	OP[1:0]	00 <sub>B</sub> : S16 SDRAM (16n pre-fetch) All Others: Reserved	
Density		OP[5:2]	0000 <sub>B</sub> : 4Gb dual channel die / 2Gb single channel die 0001 <sub>B</sub> : 6Gb dual channel die / 3Gb single channel die 0010 <sub>B</sub> : 8Gb dual channel die / 4Gb single channel die 0011 <sub>B</sub> : 12Gb dual channel die / 6Gb single channel die 0100 <sub>B</sub> : 16Gb dual channel die / 8Gb single channel die 0101 <sub>B</sub> : 24Gb dual channel die / 12Gb single channel die 0110 <sub>B</sub> : 32Gb dual channel die / 16Gb single channel die 1100 <sub>B</sub> : 2Gb dual channel die / 1Gb single channel die All Others: Reserved	
IO Width		OP[7:6]	00 <sub>B</sub> : x16 (per channel) All Others: Reserved	

Table 34 — MR9 Register Information (MA[5:0] = 09<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Vendor Specific Test Register							
NOTE 1. Only 00 <sub>H</sub> should be written to this register.							

Table 35 — MR10 Register Information (MA[5:0] = 0A<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU							ZQ-Reset

Table 36 — MR10 Register Functions

Function	Register Type	Operand	Data	Notes
ZQ-Reset	Write-only	OP[0]	0 <sub>B</sub> : Normal Operation (Default) 1 <sub>B</sub> : ZQ Reset	1,2
NOTE 1 See Table 159, ZQCal Timing Parameters for calibration latency and timing.				
NOTE 2 If the ZQ-pin is connected to V <sub>DDQ</sub> through R <sub>ZQ</sub> , either the ZQ calibration function or default calibration (via ZQ-Reset) is supported. If the ZQ-pin is connected to V <sub>SS</sub> , the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection shall not change after power is applied to the device.				

## 3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM (Cont'd)

Table 37 — MR11 Register Information (MA[5:0] = 0B<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Reserved	CA ODT			Reserved	DQ ODT		

Table 38 — MR11 Register Functions

Function	Register Type	Operand	Data	Notes
DQ ODT (DQ Bus Receiver On-Die-Termination)	Write-only	OP[2:0]	000 <sub>B</sub> : Disable (Default) 001 <sub>B</sub> : RZQ/1 010 <sub>B</sub> : RZQ/2 011 <sub>B</sub> : RZQ/3 100 <sub>B</sub> : RZQ/4 101 <sub>B</sub> : RZQ/5 110 <sub>B</sub> : RZQ/6 111 <sub>B</sub> : RFU	1,2,3
CA ODT (CA Bus Receiver On-Die-Termination)		OP[6:4]	000 <sub>B</sub> : Disable (Default) 001 <sub>B</sub> : RZQ/1 010 <sub>B</sub> : RZQ/2 011 <sub>B</sub> : RZQ/3 100 <sub>B</sub> : RZQ/4 101 <sub>B</sub> : RZQ/5 110 <sub>B</sub> : RZQ/6 111 <sub>B</sub> : RFU	1,2,3
NOTE 1 All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage and temperature vary.				
NOTE 2 There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.				
NOTE 3 There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.				

## 3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM (Cont'd)

Table 39 — MR12 Register Information (MA[5:0] = 0C<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
CBT Mode for Byte Mode	VR-CA	V <sub>REF</sub> (CA)					

Table 40 — MR12 Register Functions

Function	Register Type	Operand	Data	Notes
V <sub>REF</sub> (CA) (V <sub>REF</sub> (CA) Setting)	Read/ Write	OP[5:0]	000000 <sub>B</sub> : -- Thru -- 110010 <sub>B</sub> : See table below All Others: Reserved	1,2,3, 5,6
VR-CA (V <sub>REF</sub> (CA) Range)		OP[6]	0 <sub>B</sub> : V <sub>REF</sub> (CA) Range[0] enabled 1 <sub>B</sub> : V <sub>REF</sub> (CA) Range[1] enabled (default)	1,2,4, 5,6
CBT Mode for Byte mode		OP[7]	0 <sub>B</sub> : Mode1 (Default) 1 <sub>B</sub> : Mode2	7

NOTE 1 This register controls the V<sub>REF</sub>(CA) levels. Refer to Table 41 - VREF Settings for Range[0] and Range[1] for actual voltage of V<sub>REF</sub>(CA).

NOTE 2 A read to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See Section 4.23 on MRR Operation.

NOTE 3 A write to OP[5:0] sets the internal V<sub>REF</sub>(CA) level for FSP[0] when MR13 OP[6]=0<sub>B</sub>, or sets the internal Vref(CA) level for FSP[1] when MR13 OP[6]=1<sub>B</sub>. The time required for V<sub>REF</sub>(CA) to reach the set level depends on the step size from the current level to the new level. See Section 4.26 on V<sub>REF</sub>(CA) training for more information.

NOTE 4 A write to OP[6] switches the LPDDR4-SDRAM between two internal V<sub>REF</sub>(CA) ranges. The range (Range[0] or Range[1]) must be selected when setting the V<sub>REF</sub>(CA) register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.

NOTE 5 There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.

NOTE 6 There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

NOTE 7 MR12 OP[7]=1 setting is only allowed for Byte Mode (x8) devices. MRR of MR12 OP[7] for a non-Byte Mode device will read an undefined result.

### Table 41 — V<sub>REF</sub> Settings for Range[0] and Range[1]

Function	Operand	Range[0] Values (% of V <sub>DD2</sub> )		Range[1] Values (% of V <sub>DD2</sub> )		Notes
V <sub>REF</sub> Settings for MR12	OP[5:0]	000000 <sub>B</sub> : 10.0%	011010 <sub>B</sub> : 20.4%	000000 <sub>B</sub> : 22.0%	011010 <sub>B</sub> : 32.4%	1,2,3
		000001 <sub>B</sub> : 10.4%	011011 <sub>B</sub> : 20.8%	000001 <sub>B</sub> : 22.4%	011011 <sub>B</sub> : 32.8%	
		000010 <sub>B</sub> : 10.8%	011100 <sub>B</sub> : 21.2%	000010 <sub>B</sub> : 22.8%	011100 <sub>B</sub> : 33.2%	
		000011 <sub>B</sub> : 11.2%	011101 <sub>B</sub> : 21.6%	000011 <sub>B</sub> : 23.2%	011101 <sub>B</sub> : 33.6%	
		000100 <sub>B</sub> : 11.6%	011110 <sub>B</sub> : 22.0%	000100 <sub>B</sub> : 23.6%	011110 <sub>B</sub> : 34.0%	
		000101 <sub>B</sub> : 12.0%	011111 <sub>B</sub> : 22.4%	000101 <sub>B</sub> : 24.0%	011111 <sub>B</sub> : 34.4%	
		000110 <sub>B</sub> : 12.4%	100000 <sub>B</sub> : 22.8%	000110 <sub>B</sub> : 24.4%	100000 <sub>B</sub> : 34.8%	
		000111 <sub>B</sub> : 12.8%	100001 <sub>B</sub> : 23.2%	000111 <sub>B</sub> : 24.8%	100001 <sub>B</sub> : 35.2%	
		001000 <sub>B</sub> : 13.2%	100010 <sub>B</sub> : 23.6%	001000 <sub>B</sub> : 25.2%	100010 <sub>B</sub> : 35.6%	
		001001 <sub>B</sub> : 13.6%	100011 <sub>B</sub> : 24.0%	001001 <sub>B</sub> : 25.6%	100011 <sub>B</sub> : 36.0%	
		001010 <sub>B</sub> : 14.0%	100100 <sub>B</sub> : 24.4%	001010 <sub>B</sub> : 26.0%	100100 <sub>B</sub> : 36.4%	
		001011 <sub>B</sub> : 14.4%	100101 <sub>B</sub> : 24.8%	001011 <sub>B</sub> : 26.4%	100101 <sub>B</sub> : 36.8%	
		001100 <sub>B</sub> : 14.8%	100110 <sub>B</sub> : 25.2%	001100 <sub>B</sub> : 26.8%	100110 <sub>B</sub> : 37.2%	
		001101 <sub>B</sub> : 15.2%	100111 <sub>B</sub> : 25.6%	001101 <sub>B</sub> : 27.2% (Default)	100111 <sub>B</sub> : 37.6%	
		001110 <sub>B</sub> : 15.6%	101000 <sub>B</sub> : 26.0%	001110 <sub>B</sub> : 27.6%	101000 <sub>B</sub> : 38.0%	
		001111 <sub>B</sub> : 16.0%	101001 <sub>B</sub> : 26.4%	001111 <sub>B</sub> : 28.0%	101001 <sub>B</sub> : 38.4%	
		010000 <sub>B</sub> : 16.4%	101010 <sub>B</sub> : 26.8%	010000 <sub>B</sub> : 28.4%	101010 <sub>B</sub> : 38.8%	
		010001 <sub>B</sub> : 16.8%	101011 <sub>B</sub> : 27.2%	010001 <sub>B</sub> : 28.8%	101011 <sub>B</sub> : 39.2%	
		010010 <sub>B</sub> : 17.2%	101100 <sub>B</sub> : 27.6%	010010 <sub>B</sub> : 29.2%	101100 <sub>B</sub> : 39.6%	
		010011 <sub>B</sub> : 17.6%	101101 <sub>B</sub> : 28.0%	010011 <sub>B</sub> : 29.6%	101101 <sub>B</sub> : 40.0%	
		010100 <sub>B</sub> : 18.0%	101110 <sub>B</sub> : 28.4%	010100 <sub>B</sub> : 30.0%	101110 <sub>B</sub> : 40.4%	
		010101 <sub>B</sub> : 18.4%	101111 <sub>B</sub> : 28.8%	010101 <sub>B</sub> : 30.4%	101111 <sub>B</sub> : 40.8%	
		010110 <sub>B</sub> : 18.8%	110000 <sub>B</sub> : 29.2%	010110 <sub>B</sub> : 30.8%	110000 <sub>B</sub> : 41.2%	
		010111 <sub>B</sub> : 19.2%	110001 <sub>B</sub> : 29.6%	010111 <sub>B</sub> : 31.2%	110001 <sub>B</sub> : 41.6%	
011000 <sub>B</sub> : 19.6%	110010 <sub>B</sub> : 30.0%	011000 <sub>B</sub> : 31.6%	110010 <sub>B</sub> : 42.0%			
011001 <sub>B</sub> : 20.0%	All Others: Reserved	011001 <sub>B</sub> : 32.0%	All Others: Reserved			
NOTE 1 These values may be used for MR12 OP[5:0] to set the V <sub>REF</sub> (CA) levels in the LPDDR4-SDRAM.						
NOTE 2 The range may be selected in the MR12 register by setting OP[6] appropriately.						
NOTE 3 The MR12 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and un-terminated operation, or between different high frequency setting which may use different terminations values.						

## 3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM (Cont'd)

Table 42 — MR13 Register Information (MA[5:0] = 0D<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
FSP-OP	FSP-WR	DMD	RRO	VRCG	VRO	RPT	CBT

Table 43 — MR13 Register Functions

Function	Register Type	Operand	Data	Notes
<b>CBT</b> (Command Bus Training)	Write-only	OP[0]	<b>0<sub>B</sub>: Normal Operation (default)</b> <b>1<sub>B</sub>: Command Bus Training Mode Enabled</b>	<b>1</b>
<b>RPT</b> (Read Preamble Training Mode)		OP[1]	<b>0<sub>B</sub> : Disable (default)</b> <b>1<sub>B</sub> : Enable</b>	
<b>VRO</b> (V <sub>REF</sub> Output)		OP[2]	<b>0<sub>B</sub>: Normal operation (default)</b> <b>1<sub>B</sub>: Output the V<sub>REF</sub>(CA) and V<sub>REF</sub>(DQ) values on DQ bits</b>	<b>2</b>
<b>VRCG</b> (V <sub>REF</sub> Current Generator)		OP[3]	<b>0<sub>B</sub>: Normal Operation (default)</b> <b>1<sub>B</sub>: V<sub>REF</sub> Fast Response (high current) mode</b>	<b>3</b>
<b>RRO</b> Refresh rate option		OP[4]	<b>0<sub>B</sub>: Disable codes 001 and 010 in MR4 OP[2:0]</b> <b>1<sub>B</sub>: Enable all codes in MR4 OP[2:0]</b>	<b>4, 5</b>
<b>DMD</b> (Data Mask Disable)		OP[5]	<b>0<sub>B</sub>: Data Mask Operation Enabled (default)</b> <b>1<sub>B</sub>: Data Mask Operation Disabled</b>	<b>6</b>
<b>FSP-WR</b> (Frequency Set Point Write/Read)		OP[6]	<b>0<sub>B</sub>: Frequency-Set-Point[0] (default)</b> <b>1<sub>B</sub>: Frequency-Set-Point [1]</b>	<b>7</b>
<b>FSP-OP</b> (Frequency Set Point Operation Mode)		OP[7]	<b>0<sub>B</sub>: Frequency-Set-Point[0] (default)</b> <b>1<sub>B</sub>: Frequency-Set-Point [1]</b>	<b>8</b>
NOTE 1 A write to set OP[0]=1 causes the LPDDR4-SDRAM to enter the Command Bus Training mode. When OP[0]=1 and CKE goes LOW, commands are ignored and the contents of CA[5:0] are mapped to the DQ bus. CKE must be brought HIGH before doing a MRW to clear this bit (OP[0]=0) and return to normal operation. See Section 4.28 on Command Bus Training for more information.				
NOTE 2 When set, the LPDDR4-SDRAM will output the V <sub>REF</sub> (CA) and V <sub>REF</sub> (DQ) voltages on DQ pins. Only the “active” frequency-set-point, as defined by MR13 OP[7], will be output on the DQ pins. This function allows an external test system to measure the internal V <sub>REF</sub> levels. The DQ pins used for V <sub>REF</sub> output are vendor specific.				
NOTE 3 When OP[3]=1, the V <sub>REF</sub> circuit uses a high-current mode to improve V <sub>REF</sub> settling time.				
NOTE 4 MR13 OP4 RRO bit is valid only when MR0 OP0 = 1. For LPDDR4 devices with MR0 OP0 = 0, MR4 OP[2:0] bits are not dependent on MR13 OP4.				
NOTE 5 When OP[4] = 0, only 001b and 010b in MR4 OP[2:0] are disabled. LPDDR4 devices must report 011b instead of 001b or 010b in this case. Controller should follow the refresh mode reported by MR4 OP[2:0], regardless of RRO setting. TCSR function does not depend on RRO setting.				
NOTE 6 When enabled (OP[5]=0B) data masking is enabled for the device. When disabled (OP[5]=1B), masked write command is illegal. See Section 4.16, LPDDR4 Data Mask (DM) and Data Bus Inversion (DBI <sub>dc</sub> ) Function.				
NOTE 7 FSP-WR determines which frequency-set-point registers are accessed with MRW commands for the following functions such as V <sub>REF</sub> (CA) Setting, V <sub>REF</sub> (CA) Range, V <sub>REF</sub> (DQ) Setting, V <sub>REF</sub> (DQ) Range. For more information, refer to Section 4.29, Frequency Set Point.				
NOTE 8 FSP-OP determines which frequency-set-point register values are currently used to specify device operation for the following functions such as V <sub>REF</sub> (CA) Setting, V <sub>REF</sub> (CA) Range, V <sub>REF</sub> (DQ) Setting, V <sub>REF</sub> (DQ) Range. For more information, refer to Section 4.29 Frequency Set Point section.				

## 3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM (Cont'd)

Table 44 — MR14 Register Information (MA[5:0] = 0E<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU	VR(DQ)	V <sub>REF</sub> (DQ)					

Table 45 — MR14 Register Functions

Function	Register Type	Operand	Data	Notes
V <sub>REF</sub> (DQ) (V <sub>REF</sub> (DQ) Setting)	Read/ Write	OP[5:0]	000000 <sub>B</sub> : -- Thru -- 110010 <sub>B</sub> : See table below All Others: Reserved	1,2,3, 5,6
VR(dq) (V <sub>REF</sub> (DQ) Range)		OP[6]	0 <sub>B</sub> : V <sub>REF</sub> (DQ) Range[0] enabled 1 <sub>B</sub> : V <sub>REF</sub> (DQ) Range[1] enabled (default)	1,2,4, 5,6
NOTE 1 This register controls the V <sub>REF</sub> (DQ) levels for Frequency-Set-Point[1:0]. Values from either VR(DQ)[0] or VR(dq)[1] may be selected by setting OP[6] appropriately.				
NOTE 2 A read (MRR) to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See Section 4.23 on MRR Operation.				
NOTE 3 A write to OP[5:0] sets the internal V <sub>REF</sub> (DQ) level for FSP[0] when MR13 OP[6]=0B, or sets FSP[1] when MR13 OP[6]=1B. The time required for V <sub>REF</sub> (DQ) to reach the set level depends on the step size from the current level to the new level. See Section 4.27 on V <sub>REF</sub> (DQ) training for more information.				
NOTE 4 A write to OP[6] switches the LPDDR4-SDRAM between two internal V <sub>REF</sub> (DQ) ranges. The range (Range[0] or Range[1]) must be selected when setting the V <sub>REF</sub> (DQ) register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.				
NOTE 5 There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.				
NOTE 6 There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.				

## 3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM (Cont'd)

Table 46 —  $V_{REF}$  Settings for Range[0] and Range[1]

Function	Operand	Range[0] Values (% of $V_{DDQ}$ )		Range[1] Values (% of $V_{DDQ}$ )		Notes
$V_{REF}$ Settings for MR14	OP[5:0]	000000 <sub>B</sub> : 10.0%	011010 <sub>B</sub> : 20.4%	000000 <sub>B</sub> : 22.0%	011010 <sub>B</sub> : 32.4%	1,2,3
		000001 <sub>B</sub> : 10.4%	011011 <sub>B</sub> : 20.8%	000001 <sub>B</sub> : 22.4%	011011 <sub>B</sub> : 32.8%	
		000010 <sub>B</sub> : 10.8%	011100 <sub>B</sub> : 21.2%	000010 <sub>B</sub> : 22.8%	011100 <sub>B</sub> : 33.2%	
		000011 <sub>B</sub> : 11.2%	011101 <sub>B</sub> : 21.6%	000011 <sub>B</sub> : 23.2%	011101 <sub>B</sub> : 33.6%	
		000100 <sub>B</sub> : 11.6%	011110 <sub>B</sub> : 22.0%	000100 <sub>B</sub> : 23.6%	011110 <sub>B</sub> : 34.0%	
		000101 <sub>B</sub> : 12.0%	011111 <sub>B</sub> : 22.4%	000101 <sub>B</sub> : 24.0%	011111 <sub>B</sub> : 34.4%	
		000110 <sub>B</sub> : 12.4%	100000 <sub>B</sub> : 22.8%	000110 <sub>B</sub> : 24.4%	100000 <sub>B</sub> : 34.8%	
		000111 <sub>B</sub> : 12.8%	100001 <sub>B</sub> : 23.2%	000111 <sub>B</sub> : 24.8%	100001 <sub>B</sub> : 35.2%	
		001000 <sub>B</sub> : 13.2%	100010 <sub>B</sub> : 23.6%	001000 <sub>B</sub> : 25.2%	100010 <sub>B</sub> : 35.6%	
		001001 <sub>B</sub> : 13.6%	100011 <sub>B</sub> : 24.0%	001001 <sub>B</sub> : 25.6%	100011 <sub>B</sub> : 36.0%	
		001010 <sub>B</sub> : 14.0%	100100 <sub>B</sub> : 24.4%	001010 <sub>B</sub> : 26.0%	100100 <sub>B</sub> : 36.4%	
		001011 <sub>B</sub> : 14.4%	100101 <sub>B</sub> : 24.8%	001011 <sub>B</sub> : 26.4%	100101 <sub>B</sub> : 36.8%	
		001100 <sub>B</sub> : 14.8%	100110 <sub>B</sub> : 25.2%	001100 <sub>B</sub> : 26.8%	100110 <sub>B</sub> : 37.2%	
		001101 <sub>B</sub> : 15.2%	100111 <sub>B</sub> : 25.6%	001101 <sub>B</sub> : 27.2% (Default)	100111 <sub>B</sub> : 37.6%	
		001110 <sub>B</sub> : 15.6%	101000 <sub>B</sub> : 26.0%	001110 <sub>B</sub> : 27.6%	101000 <sub>B</sub> : 38.0%	
		001111 <sub>B</sub> : 16.0%	101001 <sub>B</sub> : 26.4%	001111 <sub>B</sub> : 28.0%	101001 <sub>B</sub> : 38.4%	
		010000 <sub>B</sub> : 16.4%	101010 <sub>B</sub> : 26.8%	010000 <sub>B</sub> : 28.4%	101010 <sub>B</sub> : 38.8%	
		010001 <sub>B</sub> : 16.8%	101011 <sub>B</sub> : 27.2%	010001 <sub>B</sub> : 28.8%	101011 <sub>B</sub> : 39.2%	
		010010 <sub>B</sub> : 17.2%	101100 <sub>B</sub> : 27.6%	010010 <sub>B</sub> : 29.2%	101100 <sub>B</sub> : 39.6%	
		010011 <sub>B</sub> : 17.6%	101101 <sub>B</sub> : 28.0%	010011 <sub>B</sub> : 29.6%	101101 <sub>B</sub> : 40.0%	
		010100 <sub>B</sub> : 18.0%	101110 <sub>B</sub> : 28.4%	010100 <sub>B</sub> : 30.0%	101110 <sub>B</sub> : 40.4%	
		010101 <sub>B</sub> : 18.4%	101111 <sub>B</sub> : 28.8%	010101 <sub>B</sub> : 30.4%	101111 <sub>B</sub> : 40.8%	
		010110 <sub>B</sub> : 18.8%	110000 <sub>B</sub> : 29.2%	010110 <sub>B</sub> : 30.8%	110000 <sub>B</sub> : 41.2%	
		010111 <sub>B</sub> : 19.2%	110001 <sub>B</sub> : 29.6%	010111 <sub>B</sub> : 31.2%	110001 <sub>B</sub> : 41.6%	
		011000 <sub>B</sub> : 19.6%	110010 <sub>B</sub> : 30.0%	011000 <sub>B</sub> : 31.6%	110010 <sub>B</sub> : 42.0%	
		011001 <sub>B</sub> : 20.0%	All Others: Reserved	011001 <sub>B</sub> : 32.0%	All Others: Reserved	

NOTE 1 These values may be used for MR14 OP[5:0] to set the  $V_{REF}(DQ)$  levels in the LPDDR4-SDRAM.

NOTE 2 The range may be selected in the MR14 register by setting OP[6] appropriately.

NOTE 3 The MR14 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and un-terminated operation, or between different high frequency setting which may use different terminations values.

## 3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM (Cont'd)

Table 47 — MR15 Register Information (MA[5:0] = 0F<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Lower-Byte Invert Register for DQ Calibration							

Table 48 — MR15 Register Functions

Function	Register Type	Operand	Data	Notes
Lower-Byte Invert for DQ Calibration	Write-only	OP[7:0]	<p>The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[7:0] within a byte lane:</p> <p><b>0<sub>B</sub></b>: Do not invert</p> <p><b>1<sub>B</sub></b>: Invert the DQ Calibration patterns in MR32 and MR40</p> <p>Default value for OP[7:0]=55<sub>H</sub></p>	1,2,3
NOTE 1 This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example: If MR15 OP[7:0]=00010101B, then the DQ Calibration patterns transmitted on DQ[7,6,5,3,1] will not be inverted, but the DQ Calibration patterns transmitted on DQ[4,2,0] will be inverted.				
NOTE 2 DMI[0] is not inverted, and always transmits the “true” data contained in MR32/MR40.				
NOTE 3 No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].				

Table 49 — MR15 Invert Register Pin Mapping

PIN	DQ0	DQ1	DQ2	DQ3	DMI0	DQ4	DQ5	DQ6	DQ7
MR15	OP0	OP1	OP2	OP3	NO-Invert	OP4	OP5	OP6	OP7



## 3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM (Cont'd)

Table 50 — MR16 Register Information (MA[5:0] = 10<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
PASR Bank Mask							

Table 51 — MR16 Register Functions

Function	Register Type	Operand	Data	Notes
Bank[7:0] Mask	Write-only	OP[7:0]	0 <sub>B</sub> : Bank Refresh enabled (default) : Unmasked 1 <sub>B</sub> : Bank Refresh disabled : Masked	1

Table 52 — MR16 Register Bank Mask

OP[n]	Bank Mask	8-Bank SDRAM
0	xxxxxxx1	Bank 0
1	xxxxxx1x	Bank 1
2	xxxxx1xx	Bank 2
3	xxxx1xxx	Bank 3
4	xxx1xxxx	Bank 4
5	xx1xxxxx	Bank 5
6	x1xxxxxx	Bank 6
7	1xxxxxxx	Bank 7

NOTE 1 When a mask bit is asserted (OP[n]=1), refresh to that bank is disabled.

NOTE 2 PASR bank-masking is on a per-channel basis. The two channels on the die may have different bank masking in dual channel devices.

## 3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM (Cont'd)

Table 53 — MR17 Register Information (MA[5:0] = 11<sub>H</sub>) for x16 mode

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
PASR Segment Mask							

Table 54 — MR17 Register Functions for x16 mode

Function	Register Type	Operand	Data	Notes
PASR Segment Mask	Write-only	OP[7:0]	0 <sub>B</sub> : Segment Refresh enabled (default) 1 <sub>B</sub> : Segment Refresh disabled	

Table 55 — MR17 Register Segment Mask for x16 mode

Segment	OP[n]	Segment Mask	1Gb per channel	2Gb per channel	3Gb per channel	4Gb per channel	6Gb per channel	8Gb per channel	12Gb per channel	16Gb per channel
			R12:R10	R13:R11	R14:R12	R14:R12	R15:R13	R15:R13	R16:R14	R16:R14
0	0	xxxxxx1	000 <sub>B</sub>							
1	1	xxxxxx1x	001 <sub>B</sub>							
2	2	xxxxx1xx	010 <sub>B</sub>							
3	3	xxxx1xxx	011 <sub>B</sub>							
4	4	xxx1xxxx	100 <sub>B</sub>							
5	5	xx1xxxxx	101 <sub>B</sub>							
6	6	x1xxxxxx	110 <sub>B</sub>	110 <sub>B</sub>	Not Allowed	110 <sub>B</sub>	Not Allowed	110 <sub>B</sub>	Not Allowed	110 <sub>B</sub>
7	7	1xxxxxxx	111 <sub>B</sub>	111 <sub>B</sub>		111 <sub>B</sub>		111 <sub>B</sub>		111 <sub>B</sub>

NOTE 1 This table indicates the range of row addresses in each masked segment. "X" is don't care for a particular segment.

NOTE 2 PASR segment-masking is on a per-channel basis. The two channels on the die may have different segment masking in dual channel devices.

NOTE 3 For 3Gb, 6Gb and 12Gb per channel densities, OP[7:6] must always be LOW (=00<sub>B</sub>).

## 3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM (Cont'd)

Table 56 — MR17 Register Information (MA[5:0] = 11<sub>H</sub>) for Byte Mode (x8\_2ch)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
PASR Segment Mask							

Table 57 — MR17 Register Functions for Byte Mode (x8\_2ch)

Function	Register Type	Operand	Data	Notes
PASR Segment Mask	Write-only	OP[7:0]	0 <sub>B</sub> : Segment Refresh enabled (default) 1 <sub>B</sub> : Segment Refresh disabled	

Table 58 — MR17 Register Segment Mask for Byte Mode (x8\_2ch)

Segment	OP[n]	Segment Mask	1Gb per channel	2Gb per channel	3Gb per channel	4Gb per channel	6Gb per channel	8Gb per channel	12Gb per channel	16Gb per channel
			R13:R11	R14:R12	R15:R13	R15:R13	R16:R14	R16:R14	R17:R15	R17:R15
0	0	xxxxxx1	000 <sub>B</sub>							
1	1	xxxxxx1x	001 <sub>B</sub>							
2	2	xxxxxx1xx	010 <sub>B</sub>							
3	3	xxxxxx1xxx	011 <sub>B</sub>							
4	4	xxx1xxxx	100 <sub>B</sub>							
5	5	xx1xxxxx	101 <sub>B</sub>							
6	6	x1xxxxxx	110 <sub>B</sub>	110 <sub>B</sub>	Not Allowed	110 <sub>B</sub>	Not	110 <sub>B</sub>	Not	110 <sub>B</sub>
7	7	1xxxxxxx	111 <sub>B</sub>	111 <sub>B</sub>		111 <sub>B</sub>	Allowed	111 <sub>B</sub>	Allowed	111 <sub>B</sub>

NOTE 1 This table indicates the range of row addresses in each masked segment. "X" is don't care for a particular segment.  
 NOTE 2 PASR segment-masking is on a per-channel basis. The two channels on the die may have different segment masking.  
 NOTE 3 For 3Gb, 6Gb and 12Gb per channel densities, OP[7:6] must always be LOW (=00<sub>B</sub>).

## 3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM (Cont'd)

Table 59 — MR18 Register Information (MA[5:0] = 12<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQS Oscillator Count - LSB							

Table 60 — MR18 Register Functions

Function	Register Type	Operand	Data	Notes
<b>DQS Oscillator (WR Training DQS Oscillator)</b>	<b>Read-only</b>	<b>OP[7:0]</b>	<b>0 - 255 LSB DRAM DQS Oscillator Count</b>	<b>1,2,3</b>
NOTE 1 MR18 reports the LSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.				
NOTE 2 Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.				
NOTE 3 A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.				

Table 61 — MR19 Register Information (MA[5:0] = 13<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQS Oscillator Count - MSB							

Table 62 — MR19 Register Functions

Function	Register Type	Operand	Data	Notes
<b>DQS Oscillator (WR Training DQS Oscillator)</b>	<b>Read-only</b>	<b>OP[7:0]</b>	<b>0-255 MSB DRAM DQS Oscillator Count</b>	<b>1,2,3</b>
NOTE 1 MR19 reports the MSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.				
NOTE 2 Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.				
NOTE 3 A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.				

## 3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM (Cont'd)

Table 63 — MR20 Register Information (MA[5:0] = 14<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Upper-Byte Invert Register for DQ Calibration							

Table 64 — MR20 Register Functions

Function	Register Type	Operand	Data	Notes
Upper-Byte Invert for DQ Calibration	Write-only	OP[7:0]	<p>The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[15:8] within a byte lane:</p> <p><b>0<sub>B</sub></b>: Do not invert</p> <p><b>1<sub>B</sub></b>: Invert the DQ Calibration patterns in MR32 and MR40</p> <p><b>Default value for OP[7:0] = 55<sub>H</sub></b></p>	1,2
NOTE 1 This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example: If MR20 OP[7:0]=00010101B, then the DQ Calibration patterns transmitted on DQ[15,14,13,11,9] will not be inverted, but the DQ Calibration patterns transmitted on DQ[12,10,8] will be inverted.				
NOTE 2 DMI[1] is not inverted, and always transmits the "true" data contained in MR32/MR40.				
NOTE 3 No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].				

Table 65 — MR20 Invert Register Pin Mapping

PIN	DQ8	DQ9	DQ10	DQ11	DMI1	DQ12	DQ13	DQ14	DQ15
MR20	OP0	OP1	OP2	OP3	NO-Invert	OP4	OP5	OP6	OP7

## 3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM (Cont'd)

Table 66 — MR22 Register Information (MA[5:0] = 16<sub>H</sub>)


OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
ODTD for x8_2ch(Byte) mode		ODTD-CA	ODTE-CS	ODTE-CK	SOC ODT		

Table 67 — MR22 Register Functions

Function	Register Type	Operand	Data	Notes
SoC ODT (Controller ODT Value for VOH calibration)	Write-only	OP[2:0]	000 <sub>B</sub> : Disable (Default) 001 <sub>B</sub> : RZQ/1 010 <sub>B</sub> : RZQ/2 011 <sub>B</sub> : RZQ/3 100 <sub>B</sub> : RZQ/4 101 <sub>B</sub> : RZQ/5 110 <sub>B</sub> : RZQ/6 111 <sub>B</sub> : RFU	1,2,3
ODTE-CK (CK ODT enabled for non-terminating rank)		OP[3]	0 <sub>B</sub> : ODT-CK Over-ride Disabled (Default) 1 <sub>B</sub> : ODT-CK Over-ride Enabled	2,3,4,6,8
ODTE-CS (CS ODT enable for non-terminating rank)		OP[4]	0 <sub>B</sub> : ODT-CS Over-ride Disabled (Default) 1 <sub>B</sub> : ODT-CS Over-ride Enabled	2,3,5,6,8
ODTD-CA (CA ODT termination disable)		OP[5]	0 <sub>B</sub> : ODT-CA Obeys ODT_CA bond pad (default) 1 <sub>B</sub> : ODT-CA Disabled	2,3,6,7,8
x8ODTD[7:0] (CA/CK ODT termination disable, [7:0] Byte select)		OP[6]	x8_2ch only, [7:0] Byte selected Device 0 <sub>B</sub> : ODT-CA Obeys ODT_CA bond pad (default) 1 <sub>B</sub> : ODT-CS/CA/CLK Disabled	6,8,9,11
x8ODTD[15:8] (CA/CK ODT termination disable, [15:8] Byte select)		OP[7]	x8_2ch only, [15:8] Byte selected Device 0 <sub>B</sub> : ODT-CA Obeys ODT_CA bond pad (default) 1 <sub>B</sub> : ODT-CS/CA/CLK Disabled	6,8,10,11

**Table 67 — MR22 Register Functions (Cont'd)**

Function	Register Type	Operand	Data	Notes
NOTE 1				All values are “typical”.
NOTE 2				There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
NOTE 3				There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
NOTE 4				When OP[3]=1, then the CK signals will be terminated to the value set by MR11-OP[6:4] regardless of the state of the ODT_CA bond pad. This overrides the ODT_CA bond pad for configurations where CA is shared by two or more DRAMs but CK is not, allowing CK to terminate on all DRAMs.
NOTE 5				When OP[4]=1, then the CS signal will be terminated to the value set by MR11-OP[6:4] regardless of the state of the ODT_CA bond pad. This overrides the ODT_CA bond pad for configurations where CA is shared by two or more DRAMs but CS is not, allowing CS to terminate on all DRAMs.
NOTE 6				For system configurations where the CK, CS, and CA signals are shared between packages, the package design should provide for the ODT_CA ball to be bonded on the system board outside of the memory package. This provides the necessary control of the ODT function for all die with shared Command Bus signals. See Figure 9.
NOTE 7				When OP[5]=0, CA[5:0] will terminate when the ODT_CA bond pad is HIGH and MR11-OP[6:4] is VALID, and disables termination when ODT_CA is LOW or MR11-OP[6:4] is disabled. When OP[5]=1, termination for CA[5:0] is disabled, regardless of the state of the ODT_CA bond pad or MR11-OP[6:4].
NOTE 8				To ensure proper operation in a multi-rank configuration, when CA, CK or CS ODT is enabled via MR11 OP[6:4] and also via MR22 or CA-ODT pad setting, the rank providing ODT will continue to terminate the command bus in all DRAM states including Active Self Refresh, Self Refresh Power-down, Active Power-down and Precharge Power-down.
NOTE 9				To ensure proper operation for x8_2ch devices, OP[6] disabled CS/CA/CLK ODT of lower byte selected device regardless MR11 and MR22 OP[5:0] settings.
NOTE 10				To ensure proper operation for x8_2ch devices, OP[7] disabled CS/CA/CLK ODT of upper byte selected device regardless MR11 and MR22 OP[5:0] settings.
NOTE 11				Upper [15:8] and lower [7:0] bytes are assigned by the manufacturer and cannot be assigned by the application.

**Figure 9 — Dual channel die configuration example**

## 3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM (Cont'd)

Table 68 — MR23 Register Information (MA[5:0] = 17<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQS interval timer run time setting							

Table 69 — MR23 Register Functions

Function	Register Type	Operand	Data	Notes
DQS interval timer run time	Write-only	OP[7:0]	<p>00000000<sub>B</sub>: DQS interval timer stop via MPC Command (Default)</p> <p>00000001<sub>B</sub>: DQS timer stops automatically at 16<sup>th</sup> clocks after timer start</p> <p>00000010<sub>B</sub>: DQS timer stops automatically at 32<sup>nd</sup> clocks after timer start</p> <p>00000011<sub>B</sub>: DQS timer stops automatically at 48<sup>th</sup> clocks after timer start</p> <p>00000100<sub>B</sub>: DQS timer stops automatically at 64<sup>th</sup> clocks after timer start</p> <p>----- Thru -----</p> <p>00111111<sub>B</sub>: DQS timer stops automatically at (63X16)<sup>th</sup> clocks after timer start</p> <p>01XXXXXX<sub>B</sub>: DQS timer stops automatically at 2048<sup>th</sup> clocks after timer start</p> <p>10XXXXXX<sub>B</sub>: DQS timer stops automatically at 4096<sup>th</sup> clocks after timer start</p> <p>11XXXXXX<sub>B</sub>: DQS timer stops automatically at 8192<sup>nd</sup> clocks after timer start</p>	1, 2
NOTE 1 MPC command with OP[6:0]=1001101 <sub>B</sub> (Stop DQS Interval Oscillator) stops DQS interval timer in case of MR23 OP[7:0] = 00000000 <sub>B</sub> .				
NOTE 2 MPC command with OP[6:0]=1001101 <sub>B</sub> (Stop DQS Interval Oscillator) is illegal with non-zero values in MR23 OP[7:0].				



## 3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM (Cont'd)

Table 70 — MR24 Register Information (MA[7:0]=18<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RAAMMT		RAAIMT					RFM

Table 71 — MR24 Register Functions

Function	Register Type	Operand	Data	Notes
RFM (RFM Required)	Read-Only	OP[0]	0 <sub>B</sub> : RFM not required 1 <sub>B</sub> : RFM required	1
RAAIMT (Rolling Accumulated ACT Initial Management Threshold)		OP[5:1]	00000 <sub>B</sub> : Invalid 00001 <sub>B</sub> : 8 00010 <sub>B</sub> : 16 .... 11110 <sub>B</sub> : 240 11111 <sub>B</sub> : 248	1
RAAMMT (Rolling Accumulated ACT Maximum Management Threshold)		OP[7:6]	00 <sub>B</sub> : 2X 01 <sub>B</sub> : 4X 10 <sub>B</sub> : 6X 11 <sub>B</sub> : 8X	1

NOTE 1 Vendor programmed.

## 3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM (Cont'd)

Table 72 — MR25 Register Information (MA[5:0] = 19<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Bank7	Bank6	Bank5	Bank4	Bank3	Bank2	Bank1	Bank0
NOTE Mode Register 25 contains one bit of readout per bank indicating that at least one resource is available for Post Package Repair programming.							

Table 73 — MR25 Register Information

Function	Register Type	Operand	Data	Notes
PPR Resource	Read-only	OP[7:0]	0 <sub>B</sub> : PPR Resource is not available 1 <sub>B</sub> : PPR Resource is available	

**3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM (Cont'd)****Table 74 — MR26 Register Information (MA[7:0]=1<sub>AH</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU						SCL	

**Table 75 — MR26 Register Functions**

Function	Register Type	Operand	Data	Notes
SCL (Scaling Level)	Read-Only	OP[1:0]	00 <sub>B</sub> : Level 0 01 <sub>B</sub> : Level 1 10 <sub>B</sub> : Level 2 11 <sub>B</sub> : Level 3	1

Notes 1. Vendor programmed, OP[1:0] Scaling Parameter bits are valid only when MR0 OP[6] (Scaling Parameter support) = 1.

## 3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM (Cont'd)

Table 76 — MR30 Register Information (MA[5:0] = 1E<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Valid 0 or 1							

Table 77 — MR30 Register Functions

Function	Register Type	Operand	Data	Notes
SDRAM will ignore	Write-only	OP[7:0]	Don't care	1

NOTE 1 This register is reserved for testing purposes. The logical data values written to OP[7:0] shall have no effect on SDRAM operation, however timings need to be observed as for any other MR access command.

## 3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM (Cont'd)

Table 78 — MR31 Register Information (MA[5:0] = 1F<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Bytemode Vref Selection		RFU					

Table 79 — MR31 Register Functions

Function	Register Type	Operand	Data	Notes
Bytemode Vref Selection-Lower Byte	Write-only	OP[6]	0 <sub>B</sub> : x16 device and no Byte mode selection(Default) 1 <sub>B</sub> : Disable to update MR12/MR14 for lower byte	1,2,3
Bytemode Vref Selection-Upper Byte		OP[7]	0 <sub>B</sub> : x16 device and no Byte mode selection(Default) 1 <sub>B</sub> : Disable to update MR12/MR14 for upper byte	1,2,3
NOTE 1 The byte mode Vref selection is optional. Please consult with vendors for the availability to support feature.				
NOTE 2 When Byte mode Vref selection is applied, the non-targeted byte is required to disable to update VrefCA and VrefDQ setting, assigned in MR12 and MR14 OP[6:0], for the other targeted byte. - In order to update MR12/MR14 setting only for upper byte, it is required to disable byte mode selection on lower byte, as applying MR31 OP[7:6] = 01 <sub>B</sub> . - In order to update MR12/MR14 setting only for lower byte, it is required to disable byte mode selection on upper byte, as applying MR31 OP[7:6] = 10 <sub>B</sub> . - When OP[7:6] = 00 <sub>B</sub> is applied, both lower byte and upper byte will be updated.				
NOTE 3 When the configuration is not composed of byte mode device, MR31 OP[7:6] shall be the default value, 00 <sub>B</sub> .				

Table 80 — MR32 Register Information (MA[5:0] = 20<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQ Calibration Pattern "A" (default = 5A <sub>H</sub> )							

Table 81 — MR32 Register Functions

Function	Register Type	Operand	Data	Notes
Return DQ Calibration Pattern MR32 + MR40	Write	OP[7:0]	X <sub>B</sub> : An MPC command with OP[6:0]=1000011 <sub>B</sub> causes the device to return the DQ Calibration Pattern contained in this register and (followed by) the contents of MR40. A default pattern "5A <sub>H</sub> " is loaded at power-up or RESET, or the pattern may be overwritten with a MRW to this register. The contents of MR15 and MR20 will invert the data pattern for a given DQ (See MR15 for more information)	

### 3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM (Cont'd)

**Table 82 — MR36 Register Information (MA[7:0]=1<sub>BH</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU						RAADEC	

**Table 83 — MR36 Register Functions**

Function	Register Type	Operand	Data	Notes
<b>RAADEC (RAA Count Multiplier per RFM Command)</b>	Read-only	OP[1:0]	<b>00<sub>B</sub>: x1</b> <b>01<sub>B</sub>: x1.5</b> <b>10<sub>B</sub>: x2</b> <b>11<sub>B</sub>: RFU</b>	<b>1</b>
NOTE 1 OP[1:0] RAADEC bits are valid only when MR0 OP[2] (RFM support) = 1 <sub>B</sub> .				

## 3.4.1 Mode Register Assignment and Definition in LPDDR4 SDRAM (Cont'd)

Table 84 — MR39 Register Information (MA[5:0] = 27<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Valid 0 or 1							

Table 85 — MR39 Register Functions

Function	Register Type	Operand	Data	Notes
SDRAM will ignore	Write-only	OP[7:0]	Don't care	1
NOTE 1 This register is reserved for testing purposes. The logical data values written to OP[7:0] shall have no effect on SDRAM operation, however timings need to be observed as for any other MR access command.				

Table 86 — MR40 Register Information (MA[5:0] = 28<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQ Calibration Pattern “B” (default = 3C <sub>H</sub> )							


Table 87 — MR40 Register Functions

Function	Register Type	Operand	Data	Notes
Return DQ Calibration Pattern MR32 + MR40	Write only	OP[7:0]	X <sub>B</sub> : A default pattern “3C <sub>H</sub> ” is loaded at power-up or RESET, or the pattern may be overwritten with a MRW to this register. See MR32 for more information.	1,2,3
NOTE 1 The pattern contained in MR40 is concatenated to the end of MR32 and transmitted on DQ[15:0] and DMI[1:0] when DQ Read Calibration is initiated via a MPC command. The pattern transmitted serially on each data lane, organized “little endian” such that the low-order bit in a byte is transmitted first. If the data pattern in MR40 is 27 <sub>H</sub> , then the first bit transmitted will be a '1', followed by '1', '1', '0', '0', '1', '0', and '0'. The bit stream will be 00100111 <sub>B</sub> .				
NOTE 2 MR15 and MR20 may be used to invert the MR32/MR40 data patterns on the DQ pins. See MR15 and MR20 for more information. Data is never inverted on the DMI[1:0] pins.				
NOTE 3 The data pattern is not transmitted on the DMI[1:0] pins if DBI-RD is disabled via MR3-OP[6].				
NOTE 4 No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].				

## 4 Command Definitions and Timing Diagrams

### 4.1 Activate Command

The ACTIVATE command, Figure 10, is composed of two consecutive commands, Activate-1 command and Activate-2. Activate-1 command is issued by holding CS HIGH, CA0 HIGH and CA1 LOW at the first rising edge of the clock and Activate-2 command issued by holding CS HIGH, CA0 HIGH and CA1 HIGH at the first rising edge of the clock. The bank addresses BA0, BA1 and BA2 are used to select desired bank. Row addresses are used to determine which row to activate in the selected bank. The ACTIVATE command must be applied before any READ or WRITE operation can be executed. The device can accept a READ or WRITE command at  $t_{RCD}$  after the ACTIVATE command is issued. After a bank has been activated it must be precharged before another ACTIVATE command can be applied to the same bank. The bank active and precharge times are defined as  $t_{RAS}$  and  $t_{RP}$  respectively. The minimum time interval between ACTIVATE commands to the same bank is determined by the RAS cycle time of the device ( $t_{RC}$ ). The minimum time interval between ACTIVATE commands to different banks is  $t_{RRD}$ .



NOTES : 1. A PRECHARGE command uses  $t_{RPab}$  timing for all bank PRECHARGE and  $t_{RPpb}$  timing for single-bank PRECHARGE. In this figure,  $t_{RP}$  is used to denote either all bank PRECHARGE or a single-bank PRECHARGE.

▨ DON'T CARE    >> TIME BREAK

Figure 10 — ACTIVATE Command



## 4.2 8-Bank Device Operation

Certain restrictions on operation of the 8-bank LPDDR4 devices must be observed. There are two rules: One rule restricts the number of sequential ACTIVATE commands that can be issued; the other provides more time for RAS precharge for a PRECHARGE ALL command. The rules are as follows:

### 8 bank device Sequential Bank Activation Restriction:

No more than 4 banks may be activated (or refreshed, in the case of REFpb) in a rolling tFAW window (Figure 11). The number of clocks in a tFAW period is dependent upon the clock frequency, which may vary. If the clock frequency is not changed over this period, converting clocks is done by dividing tFAW[ns] by tCK[ns], and rounding up to the next integer value. As an example of the rolling window, if  $RU(tFAW/tCK)$  is 10 clocks, and an ACTIVATE command is issued in clock n, no more than three further ACTIVATE commands can be issued at or between clock n + 1 and n + 9. REFpb also counts as bank activation for purposes of tFAW. If the clock frequency is changed during the tFAW period, the rolling tFAW window may be calculated in clock cycles by adding up the time spent in each clock period. The tFAW requirement is met when the previous n clock cycles exceeds the tFAW time.

### The 8-Bank Device Precharge-All Allowance:

tRP for a PRECHARGE ALL command must equal tRPab, which is greater than tRPpb.




Figure 11 — tFAW Timing

### 4.3 Core Timing

Table 88 and Table 89 present the Core AC timing.

**Table 88 — Core AC Timing for x16 mode**

Parameter	Symbol	Min/ Max	Data Rate							Unit	Note
Core Parameters			533	1066	1600	2133	2667	3200	3733	4267	
ACTIVATE-to-ACTIVATE command period (same bank)	tRC	MIN	tRAS + tRPab (with all bank precharge) tRAS + tRPpb (with per bank precharge)							ns	
Minimum Self Refresh Time (Entry to Exit)	tSR	MIN	max(15ns, 3nCK)							ns	
Self Refresh exit to next valid command delay	tXSR	MIN	max(tRFCab + 7.5ns, 2nCK)							ns	
Exit Power-Down to next valid command delay	tXP	MIN	max(7.5ns, 5nCK)							ns	
CAS-to-CAS delay	tCCD	MIN	8							tCK(avg)	3
Internal READ to PRECHARGE command delay	tRTP	MIN	max(7.5ns, 8nCK)							ns	
RAS-to-CAS delay	tRCD	MIN	max(18ns, 4nCK)							ns	
Row precharge time (single bank)	tRPpb	MIN	max(18ns, 4nCK)							ns	
Row precharge time (all banks)	tRPab	MIN	max(21ns, 4nCK)							ns	
Row active time	tRAS	MIN	max(42ns, 3nCK)							ns	
		MAX	min(9 * tREFI * Refresh Rate, 70.2us)							us	4
WRITE recovery time	tWR	MIN	max(18ns, 6nCK)							ns	
WRITE-to-READ delay	tWTR	MIN	max(10ns, 8nCK)							ns	
Active bank-A to active bank-B	tRRD	MIN	max(10ns, 4nCK)						max(7.5ns, 4nCK)	ns	2
Precharge to Precharge Delay <sup>1</sup>	tPPD	MIN	4							tCK(avg)	1
Four-bank ACTIVATE window	tFAW	MIN	40						30	ns	2

NOTE 1 Precharge to precharge timing restriction does not apply to Auto-Precharge commands.

NOTE 2 Devices supporting 4267 Mbps specification shall support these timings at lower data rates.

NOTE 3 The value is based on BL16. For BL32 need additional 8 tCK(avg) delay.

NOTE 4 Refresh Rate is specified by MR4, OP[2:0]

**Table 89 — Core AC Timing for Byte (x8) mode**

Parameter	Symbol	Min/ Max	Data Rate							Unit	Note
Core Parameters			533	1066	1600	2133	2667	3200	3733	4267	
WRITE recovery time	tWR	MIN	max(20ns, 6nCK)							ns	
WRITE-to-READ delay	tWTR	MIN	max(12ns, 8nCK)							ns	

NOTE The rest of the Core AC timing is the same as x16 mode.

#### **4.4 Read and Write Access Operations**

After a bank has been activated, a read or write command can be executed. This is accomplished by asserting CKE asynchronously, with CS and CA[5:0] set to the proper state (see Table 175, Command Truth Table) at a rising edge of CK.


The LPDDR4-SDRAM provides a fast column access operation. A single Read or Write command will initiate a burst read or write operation, where data is transferred to/from the DRAM on successive clock cycles. Burst interrupts are not allowed, but the optimal burst length may be set on the fly (see Table 175).

#### 4.5 Read Preamble and Postamble


The DQS strobe for the LPDDR4-SDRAM (Figure 12 and Figure 13) requires a pre-ambble prior to the first latching edge (the rising edge of DQS\_t with DATA "valid"), and it requires a post-ambble after the last latching edge. The pre-ambble and post-ambble lengths are set via mode register writes (MRW).

For READ operations the pre-ambble is  $2 \cdot t_{CK}$ , but the pre-ambble is static (no-toggle) or toggling, selectable via mode register.

LPDDR4 will have a DQS Read post-ambble of  $0.5 \cdot t_{CK}$  (or extended to  $1.5 \cdot t_{CK}$ ). Standard DQS post-ambble will be  $0.5 \cdot t_{CK}$  driven by the DRAM for Reads. A mode register setting instructs the DRAM to drive an additional (extended) one cycle DQS Read post-ambble. The drawings below show examples of DQS Read post-ambble for both standard (tRPST) and extended (tRPSTE) post-ambble operation.



**Figure 12 — DQS Read Preamble and Postamble: Toggling Preamble and  $0.5nCK$  Postamble**



**Figure 13 — DQS Read Preamble and Postamble: Static Preamble and  $1.5nCK$  Postamble**

#### 4.6 Burst Read Operation

A burst Read command (Figure 14, Figure 15, and Figure 16) is initiated with CS, and CA[5:0] asserted to the proper state at the rising edge of CK, as defined by the Command Truth Table (Table 175). The command address bus inputs determine the starting column address for the burst. The two low-order address bits are not transmitted on the CA bus and are implied to be “0”, so that the starting burst address is always a multiple of four (ex. 0x0, 0x4, 0x8, 0xC). The read latency (RL) is defined from the last rising edge of the clock that completes a read command (Ex: the second rising edge of the CAS-2 command) to the rising edge of the clock from which the tDQSCK delay is measured. The first valid data is available  $RL * tCK + tDQSCK + tDQSQ$  after the rising edge of Clock that completes a read command. The data strobe output is driven tRPRE before the first valid rising strobe edge. The first data-bit of the burst is synchronized with the first valid (i.e., post-preamble) rising edge of the data strobe. Each subsequent data out appears on each DQ pin, edge-aligned with the data strobe. At the end of a burst the DQS signals are driven for another half cycle post-amble, or for a 1.5-cycle postamble if the programmable post-amble bit is set in the mode register. The RL is programmed in the mode registers. Pin timings for the data strobe are measured relative to the cross-point of DQS\_t and DQS\_c.

4.6 Burst Read Operation (Cont'd)





Figure 14 — Burst Read Timing

#### 4.6 Burst Read Operation (Cont'd)




**Note**

1. BL=16, Read Preamble = Toggle, Read Postamble = 0.5nCK, Write Preamble = 2nCK, Write Postamble = 0.5nCK, DQ/DQS: VSSQ termination
2. Dout n = data-out from column n and Din n = data-in to column n
3. DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 15 — Burst Read followed by Burst Write or Burst Mask Write**

The minimum time from a Burst Read command to a Write or MASK WRITE command is defined by the read latency (RL) and the burst length (BL). Minimum READ-to-WRITE or MASK WRITE latency is  $RL + RU(tDQSK(max)/tCK) + BL/2 + RD(tRPST) - WL + tWPRE$ .

## 4.6 Burst Read Operation (Cont'd)




**Figure 16 — Seamless Burst Read**

The seamless Burst READ operation is supported by placing a READ command at every tCCD(Min) interval for BL16 (or every 2 x tCCD(Min) for BL32). The seamless Burst READ can access any open bank.



## 4.7 Read Timing

The read timing is shown in Figure 17.



**Figure 17 — Read Timing**


### 4.7.1 $t_{LZ}(DQS)$ , $t_{LZ}(DQ)$ , $t_{HZ}(DQS)$ , $t_{HZ}(DQ)$ Calculation

$t_{HZ}$  and  $t_{LZ}$  transitions occur in the same time window as valid data transitions. These parameters are referenced to a specific voltage level that specifies when the device output is no longer driving  $t_{HZ}(DQS)$  and  $t_{HZ}(DQ)$ , or begins driving  $t_{LZ}(DQS)$ ,  $t_{LZ}(DQ)$ .

This section shows a method to calculate the point when the device is no longer driving  $t_{HZ}(DQS)$  and  $t_{HZ}(DQ)$ , or begins driving  $t_{LZ}(DQS)$ ,  $t_{LZ}(DQ)$ , by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters  $t_{LZ}(DQS)$ ,  $t_{LZ}(DQ)$ ,  $t_{HZ}(DQS)$ , and  $t_{HZ}(DQ)$  are defined as single ended.

#### 4.7.2 tLZ(DQS) and tHZ(DQS) Calculation for ATE (Automatic Test Equipment)

The calculation method is shown in Figure 18 and Figure 19, and Table 90.




##### Note

1. Conditions for Calibration: Pull Down Driver Ron = 40ohm, VOH = VDDQ/3
2. Termination condition for DQS<sub>t</sub> and DQS<sub>c</sub> = 50ohm to VSSQ.
3. The VOH level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances. Use the actual VOH value for tHZ and tLZ measurements.

**Figure 18 — tLZ(DQS) method for calculating transitions and end point**

## 4.7.2 tLZ(DQS) and tHZ(DQS) Calculation for ATE (Automatic Test Equipment) (Cont'd)



## Note

1. Conditions for Calibration: Pull Down Driver Ron = 40ohm, VOH = VDDQ/3
2. Termination condition for DQS<sub>t</sub> and DQS<sub>c</sub> = 50ohm to VSSQ.
3. The VOH level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances. Use the actual VOH value for tHZ and tLZ measurements.


Figure 19 — tHZ(DQS) method for calculating transitions and end point

Table 90 — Reference Voltage for tLZ(DQS), tHZ(DQS) Timing Measurements

Measured Parameter	Measured Parameter	Vsw1[V]	Vsw2[V]	Note
DQS <sub>c</sub> low-impedance time from CK <sub>t</sub> , CK <sub>c</sub>	tLZ(DQS)	0.4 x VOH	0.6 x VOH	
DQS <sub>c</sub> high impedance time from CK <sub>t</sub> , CK <sub>c</sub>	tHZ(DQS)	0.4 x VOH	0.6 x VOH	

#### 4.7.3 tLZ(DQ) and tHZ(DQ) Calculation for ATE (Automatic Test Equipment)


The calculation method is shown in Figure 20 and Figure 21, and Table 91.



**Note**

1. Conditions for Calibration: Pull Down Driver Ron = 40ohm, VOH = VDDQ/3
2. Termination condition for DQ and DMI = 50ohm to VSSQ.
3. The VOH level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances. Use the actual VOH value for tHZ and tLZ measurements.

**Figure 20 — tLZ(DQ) method for calculating transitions and end point**

**4.7.3 tLZ(DQ) and tHZ(DQ) Calculation for ATE (Automatic Test Equipment) (Cont'd)****Note**


1. Conditions for Calibration: Pull Down Driver Ron = 40ohm, VOH = VDDQ/3
2. Termination condition for DQ and DMI = 50ohm to VSSQ.
3. The VOH level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances. Use the actual VOH value for tHZ and tLZ measurements.

**Figure 21 — tHZ(DQ) method for calculating transitions and end point****Table 91 — Reference Voltage for tLZ(DQ), tHZ(DQ) Timing Measurements**


Measured Parameter	Measured Parameter	Vsw1[V]	Vsw2[V]	Note
DQ low-impedance time from CK <sub>t</sub> , CK <sub>c</sub>	tLZ(DQ)	0.4 x VOH	0.6 x VOH	
DQ high impedance time from CK <sub>t</sub> , CK <sub>c</sub>	tHZ(DQ)	0.4 x VOH	0.6 x VOH	

#### 4.7.4 tRPRE Calculation for ATE (Automatic Test Equipment)

The method for calculating differential pulse widths for tRPRE is shown in Figure 22 and Figure 23, and Table 92.



**Figure 22 — Method for calculating tRPRE transitions and endpoints**



**Figure 23 — Method for calculating tRPRE transitions and endpoints**

**Table 92 — Reference Voltage for tRPRE Timing Measurements**

Measured Parameter	Measured Parameter Symbol	Vsw1[V]	Vsw2[V]	Note
DQS_t, DQS_c differential Read Preamble	tRPRE	-(0.3 x VOH)	-(0.7 x VOH)	

The method for calculating differential pulse widths for tRPST is shown in Figure 24, and Table 93 and Table 94.



1. Conditions for Calibration: Pull Down Driver Ron = 40ohm, VOH = VDDQ/3.
2. Termination condition for DQS\_t, DQS\_c, DQ and DMI = 50ohm to VSSQ.
3. Read Postamble: 0.5tCK
4. The method for calculating differential pulse widths for 1.5 tCK Postamble is same as 0.5 tCK Postamble.

**Figure 24 — Method for calculating tRPST transitions and endpoints**

### Table 93 — Reference Voltage for tRPST Timing Measurements

Measured Parameter	Measured Parameter Symbol	Vsw1[V]	Vsw2[V]	Note
DQS_t, DQS_c differential Read Postamble	tRPST	-(0.7 x VOH)	-(0.3 x VOH)	

### Table 94 — Read AC Timing

Parameter	Symbol	Min/Max	Data Rate								Unit
Read Timing			533	1066	1600	2133	2667	3200	3733	4267	
READ preamble	tRPRE	Min	1.8								tCK(avg)
0.5 tCK READ postamble	tRPST	Min	0.4								tCK(avg)
1.5 tCK READ postamble	tRPST	Min	1.4								tCK(avg)
DQ low-impedance time from CK_t, CK_c	tLZ(DQ)	Min	(RL x tCK) + tDQSCK(Min) - 200ps								ps
DQ high impedance time from CK_t, CK_c	tHZ(DQ)	Max	(RL x tCK) + tDQSCK(Max) + tDQSQ(Max) + (BL/2 x tCK) - 100ps								ps
DQS_c low-impedance time from CK_t, CK_c	tLZ(DQS)	Min	(RL x tCK) + tDQSCK(Min) - (tRPRE(Max) x tCK) - 200ps								ps
DQS_c high impedance time from CK_t, CK_c	tHZ(DQS)	Max	(RL x tCK) + tDQSCK(Max) + (BL/2 x tCK) + (RPST(Max) x tCK) - 100ps								ps
DQS-DQ skew	tDQSQ	Max	0.18								UI

Parameter	Symbol	Min/Max							Unit	Note
Read Timing			1600	1866	2133	2400	3200	4267		
CK to DQS Rank to Rank variation	tDQSCK_rank2rank	Max	1.0						ns	1,2
NOTE 1 The same voltage and temperature are applied to tDQS2CK_rank2rank.										
NOTE 2 tDQSCK_rank2rank parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.										




#### 4.9 Write Preamble and Postamble

The DQS strobe for the LPDDR4-SDRAM (Figure 25 and Figure 26) requires a pre-ambble prior to the first latching edge (the rising edge of DQS\_t with DATA "valid"), and it requires a post-ambble after the last latching edge. The pre-ambble and post-ambble lengths are set via mode register writes (MRW).

For WRITE operations, a  $2 \cdot tCK$  pre-ambble is required at all operating frequencies.


LPDDR4 will have a DQS Write post-ambble of  $0.5 \cdot tCK$  or extended to  $1.5 \cdot tCK$ . Standard DQS post-ambble will be  $0.5 \cdot tCK$  driven by the memory controller for Writes. A mode register setting instructs the DRAM to drive an additional (extended) one cycle DQS Write post-ambble. The drawings below show examples of DQS Write post-ambble for both standard ( $tWPST$ ) and extended ( $tWPSTE$ ) post-ambble operation.



- NOTES : 1. BL = 16, Postamble =  $0.5nCK$   
 2. DQS and DQ terminated VSSQ  
 3. DQS\_t/DQS\_c is "don't care" prior to the start of tWPRE.  
 No transition of DQS is implied, as DQS\_t/DQS\_c can be HIGH, LOW, or HI-Z prior to tWPRE.

**Figure 25 — DQS Write Preamble and Postamble:  $0.5nCK$  Postamble**

#### 4.9 Write Preamble and Postamble (Cont'd)




**Figure 26 — DQS Write Preamble and Postamble: 1.5nCK Postamble**

#### 4.10 Burst Write Operation

A burst WRITE command (Figure 27 and Figure 28) is initiated with CS, and CA[5:0] asserted to the proper state at the rising edge of CK, as defined by the Command Truth Table (Table 175). Column addresses C[3:2] should be driven LOW for Burst WRITE commands, and column addresses C[1:0] are not transmitted on the CA bus (and are assumed to be zero), so that the starting column burst address is always aligned with a 32B boundary. The write latency (WL) is defined from the last rising edge of the clock that completes a write command (Ex: the second rising edge of the CAS-2 command) to the rising edge of the clock from which tDQSS is measured. The first valid "latching" edge of DQS must be driven  $WL \cdot tCK + tDQSS$  after the rising edge of Clock that completes a write command.

The LPDDR4-SDRAM uses an un-matched DQS-DQ path for lower power, so the DQS-strobe must arrive at the SDRAM ball prior to the DQ signal by the amount of tDQS2DQ. The DQS-strobe output is driven tWPRE before the first valid rising strobe edge. The tWPRE pre-amble is required to be  $2 \times tCK$ . The DQS strobe must be trained to arrive at the DQ pad center-aligned with the DQ-data. The DQ-data must be held for tDIVW (data input valid window) and the DQS must be periodically trained to stay centered in the tDIVW window to compensate for timing changes due to temperature and voltage variation. Burst data is captured by the SDRAM on successive edges of DQS until the 16 or 32 bit data burst is complete. The DQS-strobe must remain active (toggling) for tWPST (WRITE post-amble) after the completion of the burst WRITE. After a burst WRITE operation, tWR must be satisfied before a PRECHARGE command to the same bank can be issued. Pin input timings are measured relative to the cross point of DQS\_t and DQS\_c.

#### 4.10 Burst Write Operation (Cont'd)




Note

1. BL=16, Write Postamble = 0.5nCK, DQ/DQS: VSSQ termination
2. Din n = data-in to column n
3. The minimum number of clock cycles from the burst write command to the precharge command for same bank is  $[WL + 1 + BL/2 + RU(t_{WR}/t_{CK})]$ .
4.  $t_{WR}$  starts at the rising edge of CK after the last latching edge of DQS.
5. DES commands are shown for ease of illustration; other commands may be valid at these times.

▨ DONT CARE    ≡≡≡ TIME BREAK

Figure 27 — Burst Write Operation

## 4.10 Burst Write Operation (Cont'd)




### Note

1. BL=16, Write Postamble = 0.5nCK, DQ/DQS: VSSQ termination
2. Din n = data-in to column n
3. The minimum number of clock cycles from the burst write command to the burst read command for any bank is  $[WL + 1 + BL/2 + RU(tWTR/tCK)]$ .
4. tWTR starts at the rising edge of CK after the last latching edge of DQS.
5. DES commands are shown for ease of illustration; other commands may be valid at these times.


**Figure 28 — Burst Write Followed by Burst Read**

The write timing is shown in Figure 29.



4.11.1 tWPRE Calculation for ATE (Automatic Test Equipment)

The method for calculating differential pulse widths for tWPRE is shown in Figure 30 and Table 97.



Note  
1. Termination condition for DQS\_t, DQS\_c, DQ and DMI = 50ohm to VSSQ.


Figure 30 — Method for calculating tWPRE transitions and endpoints

Table 97 — Reference Voltage for tWPRE Timing Measurements

Measured Parameter	Measured Parameter Symbol	Vsw1[V]	Vsw2[V]	Note
DQS_t, DQS_c differential WRITE Preamble	tWPRE	VIHL_AC x 0.3	VIHL_AC x 0.7	

#### 4.11.2 tWPST Calculation for ATE (Automatic Test Equipment)

The method for calculating differential pulse widths for tWPST is shown in Figure 31 and Table 98 and Table 99.



#### Note

1. Termination condition for DQS\_t, DQS\_c, DQ and DMI = 50ohm to VSSQ.
2. Write Postamble: 0.5tCK
3. The method for calculating differential pulse widths for 1.5 tCK Postamble is same as 0.5 tCK Postamble.

**Figure 31 — Method for calculating tWPST transitions and endpoints**

**Table 98 — Reference Voltage for tWPST Timing Measurements**

Measured Parameter	Measured Parameter Symbol	Vsw1[V]	Vsw2[V]	Note
DQS_t, DQS_c differential WRITE Postamble	tWPST	- (VIHL_AC x 0.7)	- (VIHL_AC x 0.3)	

**Table 99 — Write AC Timing**

Parameter	Symbo	Min/	Data Rate								Unit	Note
Write Timing			533	1066	1600	2133	2667	3200	3733	4267		
Write command to 1st DQS latching	tDQSS	Min	0.75								tCK(avg)	
		Max	1.25									
DQS input high-level	tDQSH	Min	0.4								tCK(avg)	
DQS input low-level width	tDQSL	Min	0.4								tCK(avg)	
DQS falling edge to CK setup time	tDSS	Min	0.2								tCK(avg)	
DQS falling edge hold time from CK	tDSH	Min	0.2								tCK(avg)	
Write preamble	tWPRE	Min	1.8								tCK(avg)	
0.5 tCK Write postamble	tWPST	Min	0.4								tCK(avg)	1
1.5 tCK Write postamble	tWPST	Min	1.4								tCK(avg)	1

NOTE 1 The length of Write Postamble depends on MR3 OP1 setting.

The latencies are provided in Table 100 and Table 101.

Read Latency [nCK]		Write Latency [nCK]		nWR [nCK]	nRTP [nCK]	Lower Clock Frequency Limit [MHz] (>)	Upper Clock Frequency Limit [MHz] (≤)	Notes
No DBI	w/ DBI	Set A	Set B					
6	6	4	4	6	8	10	266	1,2,3,4 ,5,6
10	12	6	8	10	8	266	533	
14	16	8	12	16	8	533	800	
20	22	10	18	20	8	800	1066	
24	28	12	22	24	10	1066	1333	
28	32	14	26	30	12	1333	1600	
32	36	16	30	34	14	1600	1866	
36	40	18	34	40	16	1866	2133	
<p>NOTE 1 The LPDDR4 SDRAM device should not be operated at a frequency above the Upper Frequency Limit, or below the Lower Frequency Limit, shown for each RL, WL, nRTP, or nWR value.</p> <p>NOTE 2 DBI for Read operations is enabled in MR3 OP[6]. When MR3 OP[6]=0, then the "No DBI" column should be used for Read Latency. When MR3 OP[6]=1, then the "w/DBI" column should be used for Read Latency.</p> <p>NOTE 3 Write Latency Set "A" and Set "B" is determined by MR2 OP[6]. When MR2 OP[6]=0, then Write Latency Set "A" should be used. When MR2 OP[6]=1, then Write Latency Set "B" should be used.</p> <p>NOTE 4 The programmed value of nWR is the number of clock cycles the LPDDR4 SDRAM device uses to determine the starting point of an internal Precharge operation after a Write burst with AP (Auto Pre-charge). It is determined by RU(tWR/tCK).</p> <p>NOTE 5 The programmed value of nRTP is the number of clock cycles the LPDDR4 SDRAM device uses to determine the starting point of an internal Precharge operation after a Read burst with AP (Auto-Precharge). It is determined by RU(tRTP/tCK).</p> <p>NOTE 6 nRTP shown in this table is valid for BL16 only. For BL32, the SDRAM will add 8 clocks to the nRTP value before starting a precharge.</p>								



### Table 101 — Read and Write Latencies for Byte (x8) mode

Read Latency [nCK]		Write Latency [nCK]		nWR [nCK]	nRTP [nCK]	Lower Clock Frequency Limit [MHz] (>)	Upper Clock Frequency Limit [MHz] (≤)	Notes
No DBI	w/ DBI	Set A	Set B					
6	6	4	4	6	8	10	266	1,2,3,4 5,6
10	12	6	8	12	8	266	533	
16	18	8	12	16	8	533	800	
22	24	10	18	22	8	800	1066	
26	30	12	22	28	10	1066	1333	
32	36	14	26	32	12	1333	1600	
36	40	16	30	38	14	1600	1866	
40	44	18	34	44	16	1866	2133	
NOTE 1	The LPDDR4 SDRAM device should not be operated at a frequency above the Upper Frequency Limit, or below the Lower Frequency Limit, shown for each RL, WL, nRTP, or nWR value.							
NOTE 2	DBI for Read operations is enabled in MR3 OP[6]. When MR3 OP[6]=0, then the "No DBI" column should be used for Read Latency. When MR3 OP[6]=1, then the "w/DBI" column should be used for Read Latency.							
NOTE 3	Write Latency Set "A" and Set "B" is determined by MR2 OP[6]. When MR2 OP[6]=0, then Write Latency Set "A" should be used. When MR2 OP[6]=1, then Write Latency Set "B" should be used.							
NOTE 4	The programmed value of nWR is the number of clock cycles the LPDDR4 SDRAM device uses to determine the starting point of an internal Precharge operation after a Write burst with AP (Auto Pre-charge). It is determined by RU(tWR/tCK).							
NOTE 5	The programmed value of nRTP is the number of clock cycles the LPDDR4 SDRAM device uses to determine the starting point of an internal Precharge operation after a Read burst with AP (Auto-Precharge). It is determined by RU(tRTP/tCK).							
NOTE 6	nRTP shown in this table is valid for BL16 only. For BL32, the SDRAM will add 8 clocks to the nRTP value before starting a precharge.							

### 4.13 Write and Masked Write operation DQS controls (WDQS Control)

LPDDR4-SDRAMs support write and masked write operations with the following DQS controls. Before and after Write and Masked Write operations are issued, DQS<sub>t</sub>/DQS<sub>c</sub> is required to have a sufficient voltage gap to make sure the write buffers operating normally without any risk of metastability.

The LPDDR4-SDRAM is supported by either of two WDQS control modes (Sections 4.13.1 and 4.13.2).

Mode 1: Read Based Control

Mode 2 : WDQS<sub>on</sub> / WDQS<sub>off</sub> definition based control

Regardless of ODT enable/disable, WDQS related timing described in 4.13 does not allow any change of existing command timing constraints for all read/write operations. In case of any conflict or ambiguity on the command timing constraints caused by what is specified in Section 4.13, the specifications defined in Section 4.35, Table 157 (or Sections 4.13.1 and 4.13.2) should have higher priority than WDQS control requirements.

Some legacy products may not provide WDQS control described below. However, in order to prevent the write preamble related failure, it is strongly recommended to support either of two WDQS controls to LPDDR4-SDRAMs. In the case of legacy SoC which may not provide WDQS control modes, it is required to consult DRAM vendors to guarantee the write / masked write operation appropriately.

#### 4.13.1 WDQS Control Mode 1 - Read Based Control

The LPDDR4-SDRAM needs to be guaranteed the differential WDQS, but the differential WDQS can be controlled as described below. WDQS control requirements here can be ignored while differential read DQS is operated or while DQS hands over from Read to Write and vice versa.

1. At the time a write / masked write command is issued, SoC makes the transition from driving DQS<sub>c</sub> high to driving differential DQS<sub>t</sub>/DQS<sub>c</sub>, followed by normal differential burst on DQS pins.
2. At the end of postamble of write /masked write burst, SoC resumes driving DQS<sub>c</sub> high through the subsequent states except for DQS toggling and DQS turn around time of WT-RD and RD-WT as long as CKE is high.
3. When CKE is low, the state of DQS<sub>t</sub> and DQS<sub>c</sub> is allowed to be “Don’t Care”. (Figure 32)




Figure 32 — WDQS Control Mode 1 - Read Based Control

#### 4.13.2 WDQS Control Mode 2 - WDQS\_on/off

After write / masked write command is issued, DQS\_t and DQS\_c required to be differential from WDQS\_on, and DQS\_t and DQS\_c can be “Don’t Care” status from WDQS\_off of write / masked write command. When ODT is enabled, WDQS\_on and WDQS\_off timing is located in the middle of the operations. When host disables ODT, WDQS\_on and WDQS\_off constraints conflict with tRTW. The timing does not conflict when ODT is enabled because WDQS\_on and WDQS\_off timing is covered in Section 4.41, ODTLon and ODTLoff. However, regardless of ODT on/off, WDQS\_on/off timing below does not change any command timing constraints for all read and write operations. In order to prevent the conflict, WDQS\_on/off requirement can be ignored when WDQS\_on/off timing is overlapped with read operation period including Read burst period and tRPST or overlapped with turn-around time (RD-WT or WT-RD). In addition, the period during DQS toggling caused by Read and Write can be counted as WDQS\_on/off.

See Table 102, Table 103, and Table 104, and Figure 33, Figure 34, and Figure 35.

##### Parameters

- WDQS\_on: the max delay from write / masked write command to differential DQS\_t and DQS\_c.
- WDQS\_off : the min delay for DQS\_t and DQS\_c differential input after the last write / masked write command.
- WDQS\_Exception : the period where WDQS\_on and WDQS\_off timing is overlapped with read operation or with DQS turn around (RD-WT, WT-RD).
  - WDQS\_Exception @ ODT disable = max (WL-WDQS\_on+tDQSTA- tWPRE - n\*tCK, 0 tCK)  
where RD to WT command gap = tRTW(min)@ODT disable + n\*tCK
  - WDQS\_Exception @ ODT enable = tDQSTA

**Table 102 — WDQS\_on / WDQS\_off Definition**

WL		nWR	nRTP	WDQS_on (max)		WDQS_off (min)		Lower Clock Frequency Limit (>)	Upper Clock Frequency Limit (≤)
Set A	Set B			Set A	Set B	Set A	Set B		
4	4	6	8	0	0	15	15	10	266
6	8	10	8	0	0	18	20	266	533
8	12	16	8	0	6	21	25	533	800
10	18	20	8	4	12	24	32	800	1066
12	22	24	10	4	14	27	37	1066	1333
14	26	30	12	6	18	30	42	1333	1600
16	30	34	14	6	20	33	47	1600	1866
18	34	40	16	8	24	36	52	1866	2133
nCK	nCK	nCK	nCK	nCK	nCK	nCK	nCK	MHz	MHz

NOTE 1 WDQS\_on/off requirement can be ignored when WDQS\_on/off timing is overlapped with read operation period including Read burst period and tRPST or overlapped with turn-around time (RD-WT or WT-RD).

NOTE 2 The period during which DQS is toggling because of a Read or Write can be counted as part of the WDQS\_on/off requirement.

**Table 103 — WDQS\_on / WDQS\_off Allowable Variation Range**

	Min	Max	Unit
WDQS_On	-0.25	0.25	tCK(avg)
WDQS_Off	-0.25	0.25	tCK(avg)

4.13.2 WDQS Control Mode 2 - WDQS\_on/off (Cont'd)

Table 104 — DQS turn around parameter

Parameter	Description	Value	Unit	Note
tDQSTA	Turn-around time RDQS to WDQS for WDQS control case	TBD	-	1




Figure 33 — Burst Write Operation





Figure 34 — Burst Read followed by Burst Write or Burst Mask Write (ODT Disable)

#### 4.13.2 WDQS Control Mode 2 - WDQS\_on/off (Cont'd)



Note

1. BL=16, Read Preamble = Toggle, Read Postamble = 0.5nCK, Write Preamble = 2nCK, Write Postamble = 0.5nCK, DQ/DQS: VSSQ termination

2. Dout n = data-out from column n and Din n = data-in to column n

3. DES commands are shown for ease of illustration; other commands may be valid at these times.

4. WDQS\_on and WDQS\_off requirement can be ignored where WDQS\_on/off timing is overlapped with read operation period including Read burst period and tRPST or overlapped with turn-around time (RD-WT or WT-RD)

⏏ DONT CARE ⏏ TIME BREAK

**Figure 35 — Burst Read followed by Burst Write or Burst Mask Write (ODT Enable)**

#### 4.14 Postamble and Preamble merging behavior

The DQS strobe for the device requires a preamble prior to the first latching edge (the rising edge of DQS\_t with data valid), and it requires a postamble after the last latching edge. The preamble and postamble options are set via Mode Register Write commands.

In Read to Read or Write to Write operations with  $t_{CCD}=BL/2$ , postamble for 1st command and preamble for 2nd command will disappear to create consecutive DQS latching edge for seamless burst operations.

But in the case of Read to Read or Write to Write operations with command interval of  $t_{CCD}+1, t_{CCD}+2$ , etc., they will not completely disappear because it's not seamless burst operations.

Timing diagrams in this material describe Postamble and Preamble merging behavior in Read to Read or Write to Write operations with  $t_{CCD}+n$ .

4.14.1 Read to Read Operation

Read to read operation is shown in Figure 36 through Figure 48.




Figure 36 — Seamless Reads Operation: tCCD = Min, Preamble = Toggle, 1.5nCK Postamble



4.14.1 Read to Read Operation (Cont'd)





Figure 38 — Consecutive Reads Operation:  $t_{CCD} = \text{Min} + 1$ , Preamble = Toggle, 0.5nCK Postamble




#### 4.14.1 Read to Read Operation (Cont'd)



**Figure 39 — Consecutive Reads Operation: tCCD = Min +1, Preamble = Static, 1.5nCK Postamble**


4.14.1 Read to Read Operation (Cont'd)



- Note
1. BL = 16 for column n and column m, RL = 6, Preamble = Static, Postamble = 0.5nCK
  2. Dout n/m = data-out from column n and column m.
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.

Figure 40 — Consecutive Reads Operation: tCCD = Min +1, Preamble = Static, 0.5nCK Postamble

#### 4.14.1 Read to Read Operation (Cont'd)



**Figure 41 — Consecutive Reads Operation: tCCD = Min +2, Preamble = Toggle, 1.5nCK Postamble**

4.14.1 Read to Read Operation (Cont'd)




Figure 42 — Consecutive Reads Operation: tCCD = Min +2, Preamble = Toggle, 0.5nCK Postamble



4.14.1 Read to Read Operation (Cont'd)





Figure 44 — Consecutive Reads Operation: tCCD = Min +2, Preamble = Static, 0.5nCK Postamble

#### 4.14.1 Read to Read Operation (Cont'd)



**Figure 45 — Consecutive Reads Operation:  $t_{CCD} = \text{Min} + 3$ , Preamble = Toggle, 1.5nCK Postamble**

4.14.1 Read to Read Operation (Cont'd)





Figure 46 — Consecutive Reads Operation: tCCD = Min +3, Preamble = Toggle, 0.5nCK Postamble



#### 4.14.1 Read to Read Operation (Cont'd)



**Figure 47 — Consecutive Reads Operation: tCCD = Min +3, Preamble = Static, 1.5nCK Postamble**

4.14.1 Read to Read Operation (Cont'd)




Figure 48 — Consecutive Reads Operation: tCCD = Min +3, Preamble = Static, 0.5nCK Postamble

#### 4.14.2 Write to Write Operation

Write to write operation is shown in Figure 49 through Figure 58.





Figure 49 — Seamless Writes Operation:  $t_{CCD} = \text{Min}, 0.5nCK$  Postamble

#### 4.14.2 Write to Write Operation (Cont'd)



##### Note

1. Clock Frequency = 800MHz,  $t_{CK(AVG)} = 1.25ns$
2. BL=16, Write Postamble = 1.5nCK
3. Dout n/m = data-in to column n and column m.
3. The minimum number of clock cycles from the burst write command to the burst write command for any bank is BL/2
4. DES commands are shown for ease of illustration; other commands may be valid at these times.

DON'T CARE
 TIME BREAK

**Figure 50 — Seamless Writes Operation:  $t_{CCD} = \text{Min}$ , 1.5nCK Postamble,  $533\text{MHz} < \text{Clock Freq.} \leq 800\text{MHz}$ , ODT Worst Timing Case**

#### 4.14.2 Write to Write Operation (Cont'd)




Figure 51 — Seamless Writes Operation: tCCD = Min, 1.5nCK Postamble

4.14.2 Write to Write Operation (Cont'd)




Figure 52 — Consecutive Writes Operation:  $t_{CCD} = Min + 1$ ,  $0.5nCK$  Postamble

4.14.2 Write to Write Operation (Cont'd)




Figure 53 — Consecutive Writes Operation:  $t_{CCD} = Min + 1$ ,  $1.5nCK$  Postamble

4.14.2 Write to Write Operation (Cont'd)





Figure 54 — Consecutive Writes Operation:  $t_{CCD} = \text{Min} + 2, 0.5n\text{CK}$  Postamble




#### 4.14.2 Write to Write Operation (Cont'd)




**Figure 55 — Consecutive Writes Operation:  $t_{CCD} = \text{Min} + 2, 1.5nCK$  Postamble**

#### 4.14.2 Write to Write Operation (Cont'd)



**Figure 56 — Consecutive Writes Operation:  $t_{CCD} = \text{Min} + 3, 0.5nCK$  Postamble**

#### 4.14.2 Write to Write Operation (Cont'd)



**Figure 57 — Consecutive Writes Operation:  $t_{CCD} = \text{Min} + 3, 1.5nCK$  Postamble**

4.14.2 Write to Write Operation (Cont'd)





Figure 58 — Consecutive Writes Operation: tCCD = Min + 4, 1.5nCK Postamble

#### **4.15 Masked Write Operation**

The LPDDR4-SDRAM requires that Write operations which include a byte mask anywhere in the burst sequence must use the Masked Write command (Figure 59 and Figure 60). This allows the DRAM to implement efficient data protection schemes based on larger data blocks. The Masked Write-1 command is used to begin the operation, followed by a CAS-2 command. A Masked Write command to the same bank cannot be issued until  $t_{CCDMW}$  later, to allow the LPDDR4-SDRAM to finish the internal Read-Modify-Write. One Data Mask-Invert (DMI) pin is provided per byte lane, and the Data Mask-Invert timings match data bit (DQ) timing. See the section on "Data Mask Invert" for more information on the use of the DMI signal.

4.15 Masked Write Operation (Cont'd)




- Note
1. BL=16, Write Postamble = 0.5nCK, DQ/DQS: VSSQ termination
  2. Din n = data-in to column n
  3. Mask-Write supports only BL16 operations. For BL32 configuration, the system needs to insert only 16 bit wide data for masked write operation.
  4. DES commands are shown for ease of illustration; other commands may be valid at these time.

/// DON'T CARE    >> TIME BREAK

Figure 59 — Masked Write Command - Same Bank

#### 4.15 Masked Write Operation (Cont'd)



**Note**

1. BL=16, DQ/DQS/DMI: VSSQ termination
2. Din n = data-in to column n
3. Mask-Write supports only BL16 operations. For BL32 configuration, the system needs to insert only 16 bit wide data for masked write operation.
4. DES commands are shown for ease of illustration; other commands may be valid at these time.

▨ DON'T CARE    ⋈ TIME BREAK

**Figure 60 — Masked Write Command - Different Bank**

#### 4.15.1 Masked Write Timing constraints for BL16

The timing constraints are provided in Table 105 through Table 108.

**Table 105 — Timing constraints for Same bank: DQ ODT is Disabled**

Next CMD Current CMD	Active	Read (BL=16 or 32)	Write (BL=16 or 32)	Masked Write	Precharge
Active	illegal	RU(tRCD/tCK)	RU(tRCD/tCK)	RU(tRCD/tCK)	RU(tRAS/tCK)
Read with BL = 16	illegal	8 <sup>1)</sup>	RL+RU(tDQSCK(max)/tCK) +BL/2- WL+tWPRE+RD(tRPST)	RL+RU(tDQSCK(max)/tCK) +BL/2- WL+tWPRE+RD(tRPST)	BL/2+max{(8, RU(tRTP/tCK))}-8
Read with BL = 32	illegal	16 <sup>2)</sup>	RL+RU(tDQSCK(max)/tCK) +BL/2- WL+tWPRE+RD(tRPST)	RL+RU(tDQSCK(max)/tCK) +BL/2- WL+tWPRE+RD(tRPST)	BL/2+max{(8, RU(tRTP/tCK))}-8
Write with BL = 16	illegal	WL+1+BL/2 +RU(tWTR/tCK)	8 <sup>1)</sup>	tCCDMW <sup>3)</sup>	WL+ 1 + BL/2+RU(tWR/tCK)
Write with BL = 32	illegal	WL+1+BL/2 +RU(tWTR/tCK)	16 <sup>2)</sup>	tCCDMW +8 <sup>4)</sup>	WL+ 1 + BL/2+RU(tWR/tCK)
Masked Write	illegal	WL+1+BL/2 +RU(tWTR/tCK)	tCCD	tCCDMW <sup>3)</sup>	WL+ 1 + BL/2 +RU(tWR/tCK)
Precharge	RU(tRP/tCK), RU(tRPab/tCK)	illegal	illegal	illegal	4

NOTE 1 In the case of BL = 16, tCCD is 8\*tCK.

NOTE 2 In the case of BL = 32, tCCD is 16\*tCK.

NOTE 3 tCCDMW = 32\*tCK (4\*tCCD at BL=16)

NOTE 4 Write with BL=32 operation has 8\*tCK longer than BL =16.

NOTE 5 tRPST values depend on MR1-OP[7] respectively.

**Table 106 — Timing constraints for Same bank: DQ ODT is Enabled**

Next CMD Current CMD	Active	Read (BL=16 or 32)	Write (BL=16 or 32)	Masked Write	Precharge
Read with BL = 16	illegal	8 <sup>1)</sup>	RL+RU(tDQSCK(max)/tCK)+BL/ 2+RD(tRPST)-ODTLon- RD(tODTon,min/tCK)+1	RL+RU(tDQSCK(max)/tCK)+BL/ 2+RD(tRPST)-ODTLon- RD(tODTon,min/tCK)+1	BL/2+max{(8, RU(tRTP/tCK))}-8
Read with BL = 32	illegal	16 <sup>2)</sup>	RL+RU(tDQSCK(max)/tCK)+BL/ 2+RD(tRPST)-ODTLon- RD(tODTon,min/tCK)+1	RL+RU(tDQSCK(max)/tCK)+BL/ 2+RD(tRPST)-ODTLon- RD(tODTon,min/tCK)+1	BL/2+max{(8, RU(tRTP/tCK))}-8

NOTE 1 In the case of BL = 16, tCCD is 8\*tCK.

NOTE 2 In the case of BL = 32, tCCD is 16\*tCK.

NOTE 3 The rest of the timing is same as DQ ODT is Disable case.

NOTE 4 tRPST values depend on MR1-OP[7] respectively.



#### 4.15.1 Masked Write Timing constraints for BL16 (Cont'd)

**Table 107 — Timing constraints for Different bank: DQ ODT is Disabled**

Next CMD Current CMD	Active	Read (BL=16 or 32)	Write (BL=16 or 32)	Masked Write	Precharge
Active	RU(tRRD/tCK)	4	4	4	2
Read with BL = 16	4	8 <sup>1)</sup>	RL+RU(tDQSCK(max)/tCK) +BL/2- WL+tWPRE+RD(tRPST)	RL+RU(tDQSCK(max)/tCK) +BL/2- WL+tWPRE+RD(tRPST)	2
Read with BL = 32	4	16 <sup>2)</sup>	RL+RU(tDQSCK(max)/tCK) +BL/2- WL+tWPRE+RD(tRPST)	RL+RU(tDQSCK(max)/tCK) +BL/2- WL+tWPRE+RD(tRPST)	2
Write with BL = 16	4	WL+1+BL/2 +RU(tWTR/tCK)	8 <sup>1)</sup>	8 <sup>1)</sup>	2
Write with BL = 32	4	WL+1+BL/2 +RU(tWTR/tCK)	16 <sup>2)</sup>	16 <sup>2)</sup>	2
Masked Write	4	WL+1+BL/2 +RU(tWTR/tCK)	8 <sup>1)</sup>	8 <sup>1)</sup>	2
Precharge	4	4	4	4	4
NOTE 1 In the case of BL = 16, tCCD is 8*tCK. NOTE 2 In the case of BL = 32, tCCD is 16*tCK. NOTE 3 tRPST values depend on MR1-OP[7] respectively.					

**Table 108 — Timing constraints for Different bank: DQ ODT is Enabled**

Next CMD Current CMD	Active	Read (BL=16 or 32)	Write (BL=16 or 32)	Masked Write	Precharge
Read with BL = 16	4	8 <sup>1)</sup>	RL+RU(tDQSCK(max)/tCK)+BL/ 2+RD(tRPST)-ODTLon- RD(tODT <sub>on,min</sub> /tCK)+1	RL+RU(tDQSCK(max)/tCK)+BL/ 2+RD(tRPST)-ODTLon- RD(tODT <sub>on,min</sub> /tCK)+1	2
Read with BL = 32	4	16 <sup>2)</sup>	RL+RU(tDQSCK(max)/tCK)+BL/ 2+RD(tRPST)-ODTLon- RD(tODT <sub>on,min</sub> /tCK)+1	RL+RU(tDQSCK(max)/tCK)+BL/ 2+RD(tRPST)-ODTLon- RD(tODT <sub>on,min</sub> /tCK)+1	2
NOTE 1 In the case of BL = 16, tCCD is 8*tCK. NOTE 2 In the case of BL = 32, tCCD is 16*tCK. NOTE 3 The rest of the timing is same as DQ ODT is Disable case. NOTE 4 tRPST values depend on MR1-OP[7] respectively.					

#### 4.16 LPDDR4 Data Mask (DM) and Data Bus Inversion (DBI<sub>dc</sub>) Function

LPDDR4 SDRAM supports the function of Data Mask and Data Bus inversion. Details are as follows:.

- LPDDR4 device supports Data Mask (DM) function for Write operation.
- LPDDR4 device supports Data Bus Inversion (DBI<sub>dc</sub>) function for Write and Read operation.
- LPDDR4 supports DM and DBI<sub>dc</sub> function with a byte granularity.
- DBI<sub>dc</sub> function during Write or Masked Write can be enabled or disabled through MR3 OP[7].
- DBI<sub>dc</sub> function during Read can be enabled or disabled through MR3 OP[6].
- DM function during Masked Write can be enabled or disabled through MR13 OP[5].
- LPDDR4 device has one Data Mask Inversion (DMI) signal pin per byte; total of 2 DMI signals per channel.
- DMI signal is a bi-directional DDR signal and is sampled along with the DQ signals for Read and Write or Masked Write operation.

There are eight possible combinations for LPDDR4 device with DM and DBI<sub>dc</sub> function. Table 109 describes the functional behavior for all combinations; timing is shown in Figure 61 and Figure 62.

## 4.16 LPDDR4 Data Mask (DM) and Data Bus Inversion (DBI) Function (Cont'd)

Table 109 — Function Behavior of DMI Signal During Write, Masked Write and Read Operation

DM Function	Write DBI)dc Function	Read DBI)dc Function	DMI Signal during Write Command	Signal during Masked Write Command	DMI Signal During Read	DMI Signal during MPC WR FIFO	DMI Signal during MPC RD FIFO	DMI Signal during MPC DQ Read Training	DMI Signal During MRR
Disable	Disable	Disable	NOTE 1	NOTE 1, 3	NOTE 2	NOTE 1	NOTE 2	NOTE 2	NOTE 2
Disable	Enable	Disable	NOTE 4	NOTE 3	NOTE 2	NOTE 9	NOTE 10	NOTE 11	NOTE 2
Disable	Disable	Enable	NOTE 1	NOTE 3	NOTE 5	NOTE 9	NOTE 10	NOTE 11	NOTE 12
Disable	Enable	Enable	NOTE 4	NOTE 3	NOTE 5	NOTE 9	NOTE 10	NOTE 11	NOTE 12
Enable	Disable	Disable	NOTE 6	NOTE 7	NOTE 2	NOTE 9	NOTE 10	NOTE 11	NOTE 2
Enable	Enable	Disable	NOTE 4	NOTE 8	NOTE 2	NOTE 9	NOTE 10	NOTE 11	NOTE 2
Enable	Disable	Enable	NOTE 6	NOTE 7	NOTE 5	NOTE 9	NOTE 10	NOTE 11	NOTE 12
Enable	Enable	Enable	NOTE 4	NOTE 8	NOTE 5	NOTE 9	NOTE 10	NOTE 11	NOTE 12

NOTE 1 DMI input signal is a don't care. DMI input receivers are turned OFF.

NOTE 2 DMI output drivers are turned OFF.

NOTE 3 Masked Write Command is not allowed and is considered an illegal command as DM function is disabled.

NOTE 4 DMI signal is treated as DBI signal and it indicates whether DRAM needs to invert the Write data received on DQs within a byte. The LPDDR4 device inverts Write data received on the DQ inputs in case DMI was sampled HIGH, or leaves the Write data non-inverted in case DMI was sampled LOW.

NOTE 5 The LPDDR4 DRAM inverts Read data on its DQ outputs associated within a byte and drives DMI signal HIGH when the number of '1' data bits within a given byte lane is greater than four; otherwise the DRAM does not invert the read data and drives DMI signal LOW.

NOTE 6 The LPDDR4 DRAM does not perform any mask operation when it receives Write command. During the Write burst associated with Write command, DMI signal must be driven LOW.

NOTE 7 The LPDDR4 DRAM requires an explicit Masked Write command for all masked write operations. DMI signal is treated as DM signal and it indicates which bit time within the burst is to be masked. When DMI signal is HIGH, DRAM masks that bit time across all DQs associated within a byte. All DQ input signals within a byte are don't care (either HIGH or LOW) when DMI signal is HIGH. When DMI signal is LOW, the LPDDR4 DRAM does not perform mask operation and data received on DQ input is written to the array.

NOTE 8 The LPDDR4 DRAM requires an explicit Masked Write command for all masked write operations. The LPDDR4 device masks the Write data received on the DQ inputs if the total count of '1' data bits on DQ[2:7] or DQ[10:15] (for Lower Byte or Upper Byte respectively) is equal to or greater than five and DMI signal is LOW. Otherwise the LPDDR4 DRAM does not perform mask operation and treats it as a legal DBI pattern; DMI signal is treated as DBI signal and data received on DQ input is written to the array.

NOTE 9 DMI signal is treated as a training pattern. The LPDDR4 DRAM does not perform any mask operation and does not invert Write data received on the DQ inputs.

NOTE 10 DMI signal is treated as a training pattern. The LPDDR4 DRAM returns DMI pattern written in WR FIFO.


NOTE 11 DMI signal is treated as a training pattern. For more details, see 4.31, RD DQ Calibration.

NOTE 12 DBI may apply or may not apply during normal MRR. It's vendor specific.

If read DBI is enable with MRS and vendor cannot support the DBI during MRR, DBI pin status should be low.

If read DBI is enable with MRS and vendor can support the DBI during MRR, the LPDDR4 DRAM inverts Mode Register Read data on its DQ outputs associated within a byte and drives DMI signal HIGH when the number of '1' data bits within a given byte lane is greater than four; otherwise the DRAM does not invert the read data and drives DMI signal LOW.


4.16 LPDDR4 Data Mask (DM) and Data Bus Inversion (DBI) Function (Cont'd)



NOTES : 1. Data Mask (DM) is Enable: MR13 OP [5] = 0, Data BUS Inversion (DBI) Write is Enable: MR3 OP[7] = 1

Figure 61 — Masked Write Command w/ Write DBI Enabled; DM Enabled

## 4.16 LPDDR4 Data Mask (DM) and Data Bus Inversion (DBI)dc Function (Cont'd)



NOTES : 1. Data Mask (DM) is Disable: MR13 OP [5] = 1, Data BUS Inversion (DBI) Write is Enable: MR3 OP[7] = 1

**Figure 62 — Write Command w/ Write DBI Enabled; DM Disabled**

#### 4.17 Precharge Operation

The PRECHARGE command is used to precharge or close a bank that has been activated. The PRECHARGE command is initiated with CS, and CA[5:0] in the proper state as defined by the Command Truth Table (Table 175). The PRECHARGE command can be used to precharge each bank independently or all banks simultaneously. The AB flag and the bank address bit are used to determine which bank(s) to precharge. The precharged bank(s) will be available for subsequent row access tRPab after an all bank PRECHARGE command is issued, or tRPpb after a single-bank PRECHARGE command is issued.


To ensure that LPDDR4 devices can meet the instantaneous current demands, the row-precharge time for an all bank PRECHARGE (tRPab) is longer than the per bank precharge time (tRPpb). See Table 110.

**Table 110 — Precharge Bank Selection**


<b>AB (CA[5], R1)</b>	<b>BA2 (CA[2], R2)</b>	<b>BA1 (CA[1], R2)</b>	<b>BA0 (CA[0], R2)</b>	<b>Precharged Bank(s)</b>
0	0	0	0	Bank 0 only
0	0	0	1	Bank 1 only
0	0	1	0	Bank 2 only
0	0	1	1	Bank 3 only
0	1	0	0	Bank 4 only
0	1	0	1	Bank 5 only
0	1	1	0	Bank 6 only
0	1	1	1	Bank 7 only
1	Valid	Valid	Valid	All Banks

#### 4.17.1 Burst Read Operation Followed by a Precharge

The PRECHARGE command (Figure 63 and Figure 64) can be issued as early as BL/2 clock cycles after a READ command, but PRECHARGE cannot be issued until after  $t_{RAS}$  is satisfied. A new bank ACTIVATE command can be issued to the same bank after the row PRECHARGE time ( $t_{RP}$ ) has elapsed. The minimum READ-to-PRECHARGE time must also satisfy a minimum analog time from the 2nd rising clock edge of the CAS-2 command.  $t_{RTP}$  begins BL/2 - 8 clock cycles after the READ command. For LPDDR4 READ-to-PRECHARGE timings, see Table 112.



**Figure 63 — Burst READ followed by PRECHARGE  
(Shown with BL16, 2tCK pre-amble)**



**Figure 64 — Burst READ followed by PRECHARGE  
(Shown with BL32, 2tCK pre-amble)**

#### 4.17.2 Burst WRITE Followed by PRECHARGE

A Write Recovery time ( $t_{WR}$ ) (Figure 65) must be provided before a PRECHARGE command may be issued. This delay is referenced from the next rising edge of  $CK\_t$  after the last latching DQS clock of the burst.

LPDDR4-SDRAM devices write data to the memory array in prefetch multiples (prefetch=16). An internal WRITE operation can only begin after a prefetch group has been clocked, so  $t_{WR}$  starts at the prefetch boundaries. The minimum WRITE-to-PRECHARGE time for commands to the same bank is  $WL + BL/2 + 1 + RU(t_{WR}/t_{CK})$  clock cycles.




Figure 65 — Burst WRITE Followed by PRECHARGE  
(Shown with BL16, 2tCK pre-ample)



#### 4.17.3 Scaling Parameters

To enable DRAM manufacturers to use advanced process nodes for LPDDR4, some scaling of timing parameters may be required. The primary timing parameter impacted by DRAM scaling is currently tWR, although other parameters may be affected.

**Table 111 — LPDDR4 Scaling Parameters Definition**

Scaling Level	Parameter Value(s)
0	Default LPDDR4/LPDDR4X tWR = 18ns
1	tWR default + 16ns (34ns)
2	RFU
3	RFU

The requirement for a device to be operated using scaling parameters is indicated by read-only MR26 OP[1:0] (Table 75). When SCL is set to other than 0, the memory controller must adjust SDRAM timing parameters according to Table 111. When SCL is set to 0 no adjustment of timing parameters is required.

#### **4.17.4 Auto-Precharge Operation**

Before a new row can be opened in an active bank, the active bank must be precharged using either the PRECHARGE command or the Auto-Precharge function. When a READ, a WRITE or Masked Write command is issued to the device, the AP bit (CA5) can be set to enable the active bank to automatically begin precharge at the earliest possible moment during the burst READ, WRITE or Masked Write cycle.

If AP is LOW when the READ or WRITE command is issued, then the normal READ, WRITE or Masked Write burst operation is executed and the bank remains active at the completion of the burst.

If AP is HIGH when the READ, WRITE or Masked Write command is issued, the Auto-Precharge function is engaged. This feature enables the PRECHARGE operation to be partially or completely hidden during burst READ cycles (dependent upon READ or WRITE latency), thus improving system performance for random data access.

#### 4.17.5 Burst READ with Auto-Precharge


If AP is HIGH when a READ command is issued, the READ with Auto-Precharge function is engaged. An internal precharge procedure starts a following delay time after the READ command. And this delay time depends on BL setting. (See Figure 66 and Figure 67.)

BL = 16: nRTP


BL = 32: 8nCK + nRTP

For LPDDR4 Auto-Precharge calculations, see Table 112. Following an Auto-Precharge operation, an ACTIVATE command can be issued to the same bank if the following two conditions are both satisfied:

- The RAS precharge time ( $t_{RP}$ ) has been satisfied from the clock at which the Auto-Precharge began, or
- The RAS cycle time ( $t_{RC}$ ) from the previous bank activation has been satisfied.



**Figure 66 — Burst READ with Auto-Precharge  
(Shown with BL16, 2tCK pre-amble)**




**Figure 67 — Burst READ with Auto-Precharge  
(Shown with BL32, 2tCK pre-amble)**

#### 4.17.6 Burst WRITE with Auto-Precharge

If AP is HIGH when a WRITE command is issued, the WRITE with Auto-Precharge function is engaged. The device starts an Auto-Precharge on the rising edge  $t_{WR}$  cycles after the completion of the Burst WRITE. See Figure 68.

Following a WRITE with Auto-Precharge, an ACTIVATE command can be issued to the same bank if the following conditions are met:

- The RAS precharge time ( $t_{RP}$ ) has been satisfied from the clock at which the Auto-Precharge began, and
- The RAS cycle time ( $t_{RC}$ ) from the previous bank activation has been satisfied.



**Figure 68 — Burst WRITE with Auto-Precharge  
(Shown with BL16, 2tCK pre-ample)**

#### 4.18 Auto-Precharge Operation

Before a new row can be opened in an active bank, the active bank must be precharged using either the PRECHARGE command or the Auto-Precharge function. When a READ, a WRITE or Masked Write command is issued to the device, the AP bit (CA5) can be set to enable the active bank to automatically begin precharge at the earliest possible moment during the burst READ, WRITE or Masked Write cycle.


If AP is LOW when the READ or WRITE command is issued, then the normal READ, WRITE or Masked Write burst operation is executed and the bank remains active at the completion of the burst.

If AP is HIGH when the READ, WRITE or Masked Write command is issued, the Auto-Precharge function is engaged. This feature enables the PRECHARGE operation to be partially or completely hidden during burst READ cycles (dependent upon READ or WRITE latency), thus improving system performance for random data access.

Read with Auto-Precharge or Write/Mask Write with Auto-Precharge commands may be issued after  $t_{RCD}$  has been satisfied. The LPDDR4 SDRAM RAS Lockout feature will schedule the internal precharge to assure that  $t_{RAS}$  is satisfied.

$t_{RC}$  needs to be satisfied prior to issuing subsequent Activate commands to the same bank.

Figure 69 shows example of RAS lock function.



NOTES : 1.  $t_{CK(AVG)} = 0.938ns$ , Data Rate = 2133Mbps,  $t_{RCD}(Min) = \text{Max}(18ns, 4nCK)$ ,  $t_{RAS}(Min) = \text{Max}(42ns, 3nCK)$ ,  $nRTP = 8nCK$ ,  $BL = 32$

2.  $t_{RCD} = 20nCK$  comes from Roundup( $18ns/0.938ns$ )

3. DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 69 — Command Input Timing with RAS lock**

4.18.1 Delay time from Write to Read with Auto-Precharge

In the case of write command followed by read with Auto-Precharge, controller must satisfy tWR for the write command before initiating the DRAM internal Auto-Precharge. It means that (tWTR + nRTP) should be equal or longer than (tWR) when BL setting is 16, as well as (tWTR + nRTP + 8nCK) should be equal or longer than (tWR) when BL setting is 32. Refer to the Figure 70 for details. Timing is shown in Table 112 and Table 113.




Figure 70 — Delay time from Write to Read with Auto-Precharge

#### 4.18.1 Delay time from Write to Read with Auto-Precharge (Cont'd)

**Table 112 — Timing Between Commands (PRECHARGE and Auto-Precharge) : DQ ODT is Disable**

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Notes
READ BL=16	PRECHARGE (to same bank as Read)	tRTP	tCK	1,6
	PRECHARGE All	tRTP	tCK	1,6
READ BL=32	PRECHARGE (to same bank as Read)	8tCK + tRTP	tCK	1,6
	PRECHARGE All	8tCK + tRTP	tCK	1,6
READ w/AP BL=16	PRECHARGE (to same bank as READ w/AP)	nRTP	tCK	1,10
	PRECHARGE All	nRTP	tCK	1,10
	Activate (to same bank as READ w/AP)	nRTP + tRPpb	tCK	1,8,10
	WRITE or WRITE w/AP (same bank)	Illegal	-	
	MASK-WR or MASK-WR w/AP (same bank)	Illegal	-	
	WRITE or WRITE w/AP (different bank)	RL+RU(tDQSCK(max)/tCK)+BL/2+RD(tRPST)-WL+tWPRE	tCK	3,4,5
	MASK-WR or MASK-WR w/AP (different bank)	RL+RU(tDQSCK(max)/tCK)+BL/2+RD(tRPST)-WL+tWPRE	tCK	3,4,5
	READ or READ w/AP (same bank)	Illegal	-	
	READ or READ w/AP (different bank)	BL/2	tCK	3

**Table 112 — Timing Between Commands (PRECHARGE and Auto-Precharge) : DQ ODT is Disable (Cont'd)**

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Notes
READ w/AP BL=32	PRECHARGE (to same bank as READ w/AP)	$8tCK + nRTP$	tCK	1,10
	PRECHARGE All	$8tCK + nRTP$	tCK	1,10
	Activate (to same bank as READ w/AP)	$8tCK + nRTP + tRPpb$	tCK	1,8,10
	WRITE or WRITE w/AP (same bank)	Illegal	-	
	MASK-WR or MASK-WR w/AP (same bank)	Illegal	-	
	WRITE or WRITE w/AP (different bank)	$RL + RU(tDQSCK(max)/tCK) + BL/2 + RD(tRPST) - WL + tWPRE$	tCK	3,4,5
	MASK-WR or MASK-WR w/AP (different bank)	$RL + RU(tDQSCK(max)/tCK) + BL/2 + RD(tRPST) - WL + tWPRE$	tCK	3,4,5
	READ or READ w/AP (same bank)	Illegal	-	
	READ or READ w/AP (different bank)	$BL/2$	tCK	3
WRITE BL=16 & 32	PRECHARGE (to same bank as WRITE)	$WL + BL/2 + tWR + 1$	tCK	1,7
	PRECHARGE All	$WL + BL/2 + tWR + 1$	tCK	1,7
MASK-WR BL=16	PRECHARGE (to same bank as MASK-WR)	$WL + BL/2 + tWR + 1$	tCK	1,7
	PRECHARGE All	$WL + BL/2 + tWR + 1$	tCK	1,7



**Table 112 — Timing Between Commands (PRECHARGE and Auto-Precharge) : DQ ODT is Disable (Cont'd)**

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Notes
WRITE w/AP BL=16 & 32	PRECHARGE (to same bank as WRITE w/AP)	$WL + BL/2 + nWR + 1$	tCK	1,11
	PRECHARGE All	$WL + BL/2 + nWR + 1$	tCK	1,11
	ACTIVATE (to same bank as WRITE w/AP)	$WL + BL/2 + nWR + 1 + tRP_{pb}$	tCK	1,8,11
	WRITE or WRITE w/AP (same bank)	Illegal	-	
	READ or READ w/AP (same bank)	Illegal	-	
	WRITE or WRITE w/AP (different bank)	BL/2	tCK	3
	MASK-WR or MASK-WR w/AP (different bank)	BL/2	tCK	3
	READ or READ w/AP (different bank)	$WL + BL/2 + tWTR + 1$	tCK	3,9

**Table 112 — Timing Between Commands (PRECHARGE and Auto-Precharge) : DQ ODT is Disable (Cont'd)**

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Notes
MASK-WR w/AP BL=16	PRECHARGE (to same bank as MASK-WR w/AP)	$WL + BL/2 + nWR + 1$	tCK	1,11
	PRECHARGE All	$WL + BL/2 + nWR + 1$	tCK	1,11
	ACTIVATE (to same bank as MASK-WR w/AP)	$WL + BL/2 + nWR + 1 + tRP_{pb}$	tCK	1,8,11
	WRITE or WRITE w/AP (same bank)	Illegal	-	3
	MASK-WR or MASK-WR w/AP (same bank)	Illegal	-	3
	WRITE or WRITE w/AP (different bank)	BL/2	tCK	3
	MASK-WR or MASK-WR w/AP (different bank)	BL/2	tCK	3
	READ or READ w/AP (same bank)	Illegal	-	3
	READ or READ w/AP (different bank)	$WL + BL/2 + tWTR + 1$	tCK	3,9

**Table 112 — Timing Between Commands (PRECHARGE and Auto-Precharge) : DQ ODT is Disable (Cont'd)**

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Notes
PRECHARGE	PRECHARGE (to same bank as PRECHARGE)	4	tCK	1
	PRECHARGE All	4	tCK	1
PRECHARGE All	PRECHARGE	4	tCK	1
	PRECHARGE All	4	tCK	1
<p>NOTE 1 For a given bank, the precharge period should be counted from the latest precharge command, whether per bank or all bank, issued to that bank. The precharge period is satisfied tRP after that latest precharge command.</p> <p>NOTE 2 Any command issued during the minimum delay time as specified in the table above is illegal.</p> <p>NOTE 3 After READ w/AP, seamless read operations to different banks are supported. After WRITE w/AP or MASK-WR w/AP, seamless write operations to different banks are supported. READ, WRITE, and MASK-WR operations may not be truncated or interrupted.</p> <p>NOTE 4 tRPST values depend on MR1-OP[7] respectively.</p> <p>NOTE 5 tWPRE values depend on MR1-OP[2] respectively.</p> <p>NOTE 6 Minimum Delay between "From Command" and "To Command" in clock cycle is calculated by dividing tRTP(in ns) by tCK(in ns) and rounding up to the next integer: Minimum Delay[cycles] = Roundup(tRTP[ns] / tCK[ns])</p> <p>NOTE 7 Minimum Delay between "From Command" and "To Command" in clock cycle is calculated by dividing tWR(in ns) by tCK(in ns) and rounding up to the next integer: Minimum Delay[cycles] = Roundup(tWR[ns] / tCK[ns])</p> <p>NOTE 8 Minimum Delay between "From Command" and "To Command" in clock cycle is calculated by dividing tRPpb(in ns) by tCK(in ns) and rounding up to the next integer: Minimum Delay[cycles] = Roundup(tRPpb[ns] / tCK[ns])</p> <p>NOTE 9 Minimum Delay between "From Command" and "To Command" in clock cycle is calculated by dividing tWTR(in ns) by tCK(in ns) and rounding up to the next integer: Minimum Delay[cycles] = Roundup(tWTR[ns] / tCK[ns])</p> <p>NOTE 10 For Read w/AP the value is nRTP which is defined in Mode Register 2.</p> <p>NOTE 11 For Write w/AP the value is nWR which is defined in Mode Register 1.</p>				

#### 4.18.1 Delay time from Write to Read with Auto-Precharge (Cont'd)

**Table 113 — Timing Between Commands (read w/ AP and write command) :DQ ODT is Enabled**

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Notes
READ w/AP BL=16	WRITE or WRITE w/AP (different bank)	$RL + RU(tDQSCK(max)/tCK) + BL/2 + RD(tRPST) - ODT_{Lon} - RD(tODT_{on,min}/tCK) + 1$	tCK	2, 3
	MASK-WR or MASK-WR w/AP (different bank)	$RL + RU(tDQSCK(max)/tCK) + BL/2 + RD(tRPST) - ODT_{Lon} - RD(tODT_{on,min}/tCK) + 1$	tCK	2, 3
READ w/AP BL=32	WRITE or WRITE w/AP (different bank)	$RL + RU(tDQSCK(max)/tCK) + BL/2 + RD(tRPST) - ODT_{Lon} - RD(tODT_{on,min}/tCK) + 1$	tCK	2, 3
	MASK-WR or MASK-WR w/AP (different bank)	$RL + RU(tDQSCK(max)/tCK) + BL/2 + RD(tRPST) - ODT_{Lon} - RD(tODT_{on,min}/tCK) + 1$	tCK	2, 3
<p>NOTE 1 The rest of the timing about precharge and Auto-Precharge is same as DQ ODT is Disable case.</p> <p>NOTE 2 After READ w/AP, seamless read operations to different banks are supported. READ, WRITE, and MASK-WR operations may not be truncated or interrupted.</p> <p>NOTE 3 tRPST values depend on MR1-OP[7] respectively.</p>				

#### 4.19 Refresh command

The REFRESH command is initiated with CS HIGH, CA0 LOW, CA1 LOW, CA2 LOW, CA3 HIGH and CA4 LOW at the first rising edge of the clock. Per bank REFRESH is initiated with CA5 LOW at the first rising edge of the clock. All bank REFRESH is initiated with CA5 HIGH at the first rising edge of the clock.

A per bank REFRESH command (REFpb) is performed to the bank address as transferred on CA0, CA1 and CA2 at the second rising edge of the clock. Bank address BA0 is transferred on CA0, bank address BA1 is transferred on CA1 and bank address BA2 is transferred on CA2. A per bank REFRESH command (REFpb) to the eight banks can be issued in any order. e.g. REFpb commands are issued in the following order: 1-3-0-2-4-7-5-6. After the eight banks have been refreshed using the per bank REFRESH command the controller can send another set of per bank REFRESH commands in the same order or a different order. e.g. REFpb commands are issued in the following order that is different from the previous order: 7-1-3-5-0-4-2-6. One of the possible order can also be a sequential round robin: 0-1-2-3-4-5-6-7. It is illegal to send a per bank REFRESH command to the same bank unless all eight banks have been refreshed using the per bank REFRESH command. The count of eight REFpb commands starts with the first REFpb command after a synchronization event.

The bank count is synchronized between the controller and the SDRAM by resetting the bank count to zero. Synchronization can occur upon asserting RESET\_n or at every exit from Self Refresh. REFab command also synchronizes the counter between the controller and SDRAM to zero. The SDRAM device can be placed in Self Refresh or a REFab command can be issued at any time without cycling through all eight banks using per bank REFRESH command. After the bank count is synchronized to zero the controller can issue per bank REFRESH commands in any order as described in the previous paragraph.

A REFab command issued when the bank counter is not zero will reset the bank counter to zero and the DRAM will perform refreshes to all banks as indicated by the row counter. If another refresh command (REFab or REFpb) is issued after the REFab command, then it uses an incremented value of the row counter. Table 114 shows examples of both bank and refresh counter increment behavior.

**Table 114 — Bank and Refresh counter increment behavior**

#	Command	BA2	BA1	BA0	Refresh Bank #	Bank Counter #	Ref Counter # (Row Address #)
0	Reset, SRX or REFab					To 0	-
1	REFpb	0	0	0	0	0 to 1	n
2	REFpb	0	0	1	1	1 to 2	
3	REFpb	0	1	0	2	2 to 3	
4	REFpb	0	1	1	3	3 to 4	
5	REFpb	1	0	0	4	4 to 5	
6	REFpb	1	0	1	5	5 to 6	
7	REFpb	1	1	0	6	6 to 7	
8	REFpb	1	1	1	7	7 to 0	
9	REFpb	1	1	0	6	0 to 1	n + 1
10	REFpb	1	1	1	7	1 to 2	
11	REFpb	0	0	1	1	2 to 3	
12	REFpb	0	1	1	3	3 to 4	
13	REFpb	1	0	1	5	4 to 5	
14	REFpb	0	1	0	2	5 to 6	
15	REFpb	0	0	0	0	6 to 7	
16	REFpb	1	0	0	4	7 to 0	
17	REFpb	0	0	0	0	0 to 1	n + 2
18	REFpb	0	0	1	1	1 to 2	
19	REFpb	0	1	0	2	2 to 3	
20	REFab	V	V	V	0~7	To 0	n + 2
21	REFpb	1	1	0	6	0 to 1	n + 3
22	REFpb	1	1	1	7	1 to 2	

#### 4.19 Refresh command Cont'd)

A bank must be idle before it can be refreshed. The controller must track the bank being refreshed by the per bank REFRESH command. (Reference Table 115 and Figure 71 through Figure 73.)

The REFpb command must not be issued to the device until the following conditions are met:

- tRFCab has been satisfied after the prior REFab command.
- tRFCpb has been satisfied after the prior REFpb command to the same bank.
- tpbR2pbR has been satisfied after the prior REFpb command to different bank.
- tRP has been satisfied after the prior PRECHARGE command to that bank.
- tRRD has been satisfied after the prior ACTIVATE command (if applicable, for example, after activating a row in a different bank than the one affected by the REFpb command).

The target bank is inaccessible during per bank REFRESH cycle time (tRFCpb) or Per-bank Refresh to Per-bank Refresh different bank Time (tpbR2pbR), however, other banks within the device are accessible and can be addressed during the cycle. During the REFpb operation, any of the banks other than the one being refreshed can be maintained in an active state or accessed by a READ or a WRITE command.

When the per bank REFRESH cycle has completed, the affected bank will be in the idle state.

After issuing REFpb, these conditions must be met:

- tRFCpb must be satisfied before issuing a REFab command.
- tRFCpb must be satisfied before issuing an ACTIVATE command to the same bank.
- tRRD must be satisfied before issuing an ACTIVATE command to a different bank.
- tRFCpb must be satisfied before issuing another REFpb command to the same bank.
- tpbR2pbR must be satisfied before issuing another REFpb command to a different bank.

An all bank REFRESH command (REFab) issues a REFRESH command to all banks. All banks must be idle when REFab is issued (for instance, by issuing a PRECHARGE-all command prior to issuing an all bank REFRESH command). REFab also synchronizes the bank count between the controller and the SDRAM to zero. The REFab command must not be issued to the device until the following conditions have been met:



- tRFCab has been satisfied following the prior REFab command.
- tRFCpb has been satisfied following the prior REFpb command.
- tRP has been satisfied following the prior PRECHARGE commands.

When an all bank refresh cycle has completed, all banks will be idle. After issuing REFab:


- tRFCab latency must be satisfied before issuing an ACTIVATE command.
- tRFCab latency must be satisfied before issuing a REFab or REFpb command.

**Table 115 — REFRESH Command Scheduling Separation requirements**

Symbol	Minimum Delay From	To	Notes
tRFCab	REFab	REFab	
		Activate command to any bank	
		REFpb	
tRFCpb	REFpb	REFab	
		Activate command to same bank as REFpb	
		REFpb to the same bank	
tpbR2pbR	REFpb	REFpb to a different bank	
tRRD	REFpb	Activate command to different bank than REFpb	
	Activate	REFpb	1
		Activate command to different bank than prior Activate command	
NOTE 1 A bank must be in the idle state before it is refreshed, so following an ACTIVATE command REFab is prohibited; REFpb is supported only if it affects a bank that is in the idle state.			

**4.19 Refresh command Cont'd)****Figure 71 — All Bank Refresh Operation****Figure 72 — Per Bank Refresh to a different bank Operation**

#### 4.19 Refresh command Cont'd)



- NOTES :
1. DES commands are shown for ease of illustration; other commands may be valid at these times.
  2. In the beginning of this example, the REFpb bank is pointing to bank 0.
  3. Operations to banks other than the bank being refreshed are supported during the tRFCpb period.
  4. Activate Command is shown as an example. Other commands may be valid provided the timing specification is satisfied.

**Figure 73 — Per Bank Refresh to the same bank Operation**

In general, a Refresh command needs to be issued to the LPDDR4 SDRAM regularly every tREFI interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of 8 Refresh commands can be postponed during operation of the LPDDR4 SDRAM, meaning that at no point in time more than a total of 8 Refresh commands are allowed to be postponed and maximum number of pulled-in or postponed REF command is dependent on refresh rate. It is described in the table below. In case that 8 Refresh commands are postponed in a row, the resulting maximum interval between the surrounding Refresh commands is limited to  $9 \times \text{tREFI}$ . A maximum of 8 additional Refresh commands can be issued in advance ("pulled in"), with each one reducing the number of regular Refresh commands required later by one. Note that pulling in more than 8 Refresh commands in advance does not further reduce the number of regular Refresh commands required later, so that the resulting maximum interval between two surrounding Refresh commands is limited to  $9 \times \text{tREFI}$ .



**4.19 Refresh command Cont'd)**

At any given time, a maximum of 16 REF commands can be issued within  $2 \times t_{REFI}$ . Self Refresh Mode may be entered with a maximum of eight Refresh commands being postponed. After exiting Self Refresh Mode with one or more Refresh commands postponed, additional Refresh commands may be postponed to the extent that the total number of postponed Refresh commands (before and after the Self Refresh) will never exceed eight. During Self Refresh Mode, the number of postponed or pulled-in REF commands does not change.

And for per bank refresh, a maximum 8 x 8 per bank refresh commands can be postponed or pulled in for scheduling efficiency. At any given time, a maximum of  $2 \times 8 \times 8$  per bank refresh commands can be issued within  $2 \times t_{REFI}$ . (Reference Table 116 and Table 117, and Figure 75.)

**Table 116 — Legacy Refresh Command Timing Constraints**

MR4 OP[2:0]	Refresh rate	Max. No. of pulled-in or postponed REFab	Max. Interval between two REFab	Max. No. of REFab within max( $2 \times t_{REFI}$ x refresh rate multiplier, $16 \times t_{RFC}$ )	Per bank Refresh
000B	Low Temp. Limit	N/A	N/A	N/A	N/A
001B	$4 \times t_{REFI}$	8	$9 \times 4 \times t_{REFI}$	16	1/8 of REFab
010B	$2 \times t_{REFI}$	8	$9 \times 2 \times t_{REFI}$	16	1/8 of REFab
011B	$1 \times t_{REFI}$	8	$9 \times t_{REFI}$	16	1/8 of REFab
100B	$0.5 \times t_{REFI}$	8	$9 \times 0.5 \times t_{REFI}$	16	1/8 of REFab
101B	$0.25 \times t_{REFI}$	8	$9 \times 0.25 \times t_{REFI}$	16	1/8 of REFab
110B	$0.25 \times t_{REFI}$	8	$9 \times 0.25 \times t_{REFI}$	16	1/8 of REFab
111B	High Temp. Limit	N/A	N/A	N/A	N/A

**Table 117 — Modified REFRESH Command Timing Constraints**

MR4 OP[2:0]	Refresh rate	Max. No. of pulled-in or postponed REFab	Max. Interval between two REFab	Max. No. of REFab within max( $2 \times t_{REFI}$ x refresh rate multiplier, $16 \times t_{RFC}$ )	Per bank Refresh
000B	Low Temp. Limit	N/A	N/A	N/A	N/A
001B	$4 \times t_{REFI}$	2	$3 \times 4 \times t_{REFI}$	4	1/8 of REFab
010B	$2 \times t_{REFI}$	4	$5 \times 2 \times t_{REFI}$	8	1/8 of REFab
011B	$1 \times t_{REFI}$	8	$9 \times t_{REFI}$	16	1/8 of REFab
100B	$0.5 \times t_{REFI}$	8	$9 \times 0.5 \times t_{REFI}$	16	1/8 of REFab
101B	$0.25 \times t_{REFI}$	8	$9 \times 0.25 \times t_{REFI}$	16	1/8 of REFab
110B	$0.25 \times t_{REFI}$	8	$9 \times 0.25 \times t_{REFI}$	16	1/8 of REFab
111B	High Temp. Limit	N/A	N/A	N/A	N/A

NOTE 1 For any thermal transition phase where Refresh mode is transitioned to either  $2 \times t_{REFI}$  or  $4 \times t_{REFI}$ , DRAM will support the previous postponed refresh requirement provided the number of postponed refreshes is monotonically reduced to meet the new requirement. However, the pulled-in refresh commands in previous thermal phase are not applied in new thermal phase. Entering new thermal phase the controller must count the number of pulled-in refresh commands as zero, regardless of remaining pulled-in refresh commands in previous thermal phase.

NOTE 2 LPDDR4 devices are refreshed properly if memory controller issues refresh commands with same or shorter refresh period than reported by MR4 OP[2:0]. If shorter refresh period is applied, the corresponding requirements from Table apply. For example, when MR4 OP[2:0]=001B, controller can be in any refresh rate from  $4 \times t_{REFI}$  to  $0.25 \times t_{REFI}$ . When MR4 OP[2:0]=010B, the only prohibited refresh rate is  $4 \times t_{REFI}$ .

4.19 Refresh command Cont'd)




Figure 74 — Postponing Refresh Commands (Example)





Figure 75 — Pulling-in Refresh Commands (Example)


#### 4.19.1 Burst Read operation followed by Per Bank Refresh

The Per Bank Refresh command can be issued after  $t_{RTP} + t_{RPpb}$  from Read command (Figure 76).



**Figure 76 — Burst Read operation followed by Per Bank Refresh**

The Per Bank Refresh command can be issued after  $t_{RC}$  from Read with Auto Precharge command (Figure 77).



**Figure 77 — Burst Read with Auto-Precharge operation followed by Per Bank Refresh**

The requirements are provided in Table 118 and Table 119.

Refresh Requirements		Symbol	2Gb	4Gb	6Gb	8Gb	12Gb	16Gb	24Gb	32Gb	Units
Density per Channel			1Gb	2Gb	3Gb	4Gb	6Gb	8Gb	12Gb	16Gb	
Number of banks per channel			8								
Refresh Window (tREFW) (1x Refresh) <sup>3,4</sup>		tREFW	32								ms
Required Number of REFRESH Commands in a tREFW window		R	8192								-
Average Refresh Interval (1x Refresh) <sup>3</sup>	REFAB	tREFI	3.904								us
	REFPB	tREFIpb	488								ns
Refresh Cycle Time (All Banks)		tRFCab	130	130	180	180	280		380		ns
Refresh Cycle Time (Per Bank)		tRFCpb	60	60	90	90	140		190		ns
Per-bank Refresh to Per-bank Refresh different bank Time		tpbR2pbR	60	60	90						ns
NOTE 1 Refresh for each channel is independent of the other channel on the die, or other channels in a package. Power delivery in the user's system should be verified to make sure the DC operating conditions are maintained when multiple channels are refreshed simultaneously.											
NOTE 2 Self Refresh abort feature is available for higher density devices starting with 12 Gb dual channel device and 6 Gb single channel device and tXSR_abort(min) is defined as tRFCpb + 17.5ns.											
NOTE 3 1x refresh rate (tREFW=32ms) is supported at all temperatures at or below 85°C Tcase. If MR4 OP[2:0] indicates a refresh rate of greater than 1x is supported, tREFW can be extended.											
NOTE 4 Refer to MR4 OP[2:0] for detailed Refresh Rate and its multipliers.											

Refresh Requirements		Symbol	1Gb	2Gb	3Gb	4Gb	6Gb	8Gb	12Gb	16Gb	Units
Density per Channel			1Gb	2Gb	3Gb	4Gb	6Gb	8Gb	12Gb	16Gb	
Number of banks per channel			8	8					8		
Refresh Window (tREFW) (1x Refresh) <sup>2,3</sup>		tREFW	32	32					32		
Required Number of REFRESH Commands in a tREFW window		R	8192	8192					8192		-
Average Refresh Interval (1x Refresh) <sup>2</sup>	REFAB	tREFI	3.904	3.904					3.904		us
	REFPB	tREFIpb	488	488					488		ns
Refresh Cycle Time (All Banks)		tRFCab	130	130	180	180	280		380		ns
Refresh Cycle Time (Per Bank)		tRFCpb	60	60	90	90	140		190		ns
Per-bank Refresh to Per-bank Refresh different bank Time		tpbR2pbR	60		90						ns

NOTE 1 Self Refresh abort feature is available for higher density devices starting with 12 Gb dual channel device and 6 Gb single channel device and tXSR\_abort(min) is defined as tRFCpb + 17.5ns.


NOTE 2 1x refresh rate (tREFW=32ms) is supported at all temperatures at or below 85°C Tcase. If MR4 OP[2:0] indicates a refresh rate of greater than 1x is supported, tREFW can be extended.

NOTE 3 Refer to MR4 OP[2:0] for detailed Refresh Rate and its multipliers.

## 4.20 Self Refresh Operation

### 4.20.1 Self Refresh Entry and Exit

The Self Refresh command, Figure 78, can be used to retain data in the LPDDR4 SDRAM, the SDRAM retains data without external Refresh command. The device has a built-in timer to accommodate Self Refresh operation. The Self Refresh is entered by Self Refresh Entry Command defined by having CS High, CA0 Low, CA1 Low, CA2 Low; CA3 High; CA4 High, CA5 Valid (Valid that means it is Logic Level, High or Low) for the first rising edge and CS Low, CA0 Valid, CA1 Valid, CA2 Valid, CA3 Valid, CA4 Valid, CA5 Valid at the second rising edge of the clock. Self Refresh command is only allowed when read data burst is completed and SDRAM is idle state.



**Figure 78 — Self Refresh Entry and Exit**

During Self Refresh mode, external clock input is needed and all input pin of SDRAM are activated. SDRAM can accept the following commands, MRR-1, CAS-2, DES, SRX, MPC, MRW-1, and MRW-2 except PASR Bank/Segment and SR Abort setting.

LPDDR4 SDRAM can operate in Self Refresh in both the standard or elevated temperature ranges. SDRAM will also manage Self Refresh power consumption when the operating temperature changes, lower at low temperature and higher at high temperatures.

For proper Self Refresh operation, power supply pins (VDD1, VDD2 and VDDQ) must be at valid levels. However VDDQ may be turned off during Self Refresh with Power Down after  $t_{CKELCK}(\text{Max}(5\text{ns}, 5n\text{CK}))$  is satisfied (Refer to Figure 73 about  $t_{CKELCK}$ ).

Prior to exiting Self Refresh with Power Down, VDDQ must be within specified limits. The minimum time that the SDRAM must remain in Self Refresh model is  $t_{SR, \text{min}}$ . Once Self Refresh Exit is registered, only MRR-1, CAS-2, DES, MPC, MRW-1 and MRW-2 except PASR Bank/Segment and SR Abort setting are allowed until  $t_{XSR}$  is satisfied.

The use of Self Refresh mode introduces the possibility that an internally timed refresh event can be missed when Self Refresh Exit is registered. Upon exit from Self Refresh, it is required that at least one REFRESH command (8 per bank or 1 all bank) is issued before entry into a subsequent Self Refresh.

This REFRESH command is not included in the count of regular refresh commands required by the  $t_{REFI}$  interval, and does not modify the postponed or pulled-in refresh counts; the REFRESH command does count toward the maximum refreshes permitted within  $2 \times t_{REFI}$ .

#### 4.20.1 Self Refresh Entry and Exit (Cont'd)




Figure 79 — Self Refresh Entry/Exit Timing

#### 4.20.2 Power Down Entry and Exit during Self Refresh

Entering/Exiting Power Down Mode is allowed during Self Refresh mode in SDRAM. The related timing parameters between Self Refresh Entry/Exit and Power Down Entry/Exit are shown in Figure 80.




Figure 80 — Self Refresh Entry/Exit Timing with Power Down Entry/Exit

**4.20.2.1 Partial Array Self-Refresh (PASR)****4.20.2.1.1 PASR Bank Masking**

The LPDDR4 SDRAM has eight banks. Each bank of an LPDDR4 SDRAM can be independently configured whether a self refresh operation is taking place. One mode register unit of 8 bits, accessible via MRW command, is assigned to program the bank masking status of each bank up to 8 banks. For bank masking bit assignments, see Mode Register 16.

The mask bit to the bank controls a refresh operation of entire memory within the bank. If a bank is masked via MRW, a refresh operation to the entire bank is blocked and data retention by a bank is not guaranteed in self refresh mode. To enable a refresh operation to a bank, a coupled mask bit has to be programmed, “unmasked”. When a bank mask bit is unmasked, a refresh to a bank is determined by the programmed status of segment mask bits, which is described in the following chapter.

**4.20.2.1.2 PASR Segment Masking**

A segment masking scheme may be used in lieu of or in combination with the bank masking scheme in LPDDR4 SDRAM which utilize eight segments per bank. For segment masking bit assignments, see Mode Register 17. For those refresh-enabled banks, a refresh operation to the address range which is represented by a segment is blocked when the mask bit to this segment is programmed, “masked”. Programming of segment mask bits is similar to the one of bank mask bits. Eight segments are used as listed in Mode Register 17. One mode register unit is used for the programming of segment mask bits up to 8 bits. One more mode register unit may be reserved for future use. Programming of bits in the reserved registers has no effect on the device operation.


**Table 120 — Example of Bank and Segment Masking use in LPDDR4 SDRAM**

	Segment Mask (MR17)	Bank 0	Bank 1	Bank 2	Bank 3	Bank 4	Bank 5	Bank 6	Bank 7
Bank Mask (MR16)		0	1	0	0	0	0	0	1
Segment 0	0		M						M
Segment 1	0		M						M
Segment 2	1	M	M	M	M	M	M	M	M
Segment 3	0		M						M
Segment 4	0		M						M
Segment 5	0		M						M
Segment 6	0		M						M
Segment 7	1	M	M	M	M	M	M	M	M

NOTE This table illustrates an example of an 8-bank LPDDR4 SDRAM, when a refresh operation to bank 1 and bank 7, as well as segment 2 and segment 7 are masked.

### 4.20.3 Command input Timing after Power Down Exit

Command input timings after Power Down Exit during Self Refresh mode are shown in Figure 81.



#### NOTES:

1. MRR-1, CAS-2, DES, SRX, MPC, MRW-1 and MRW-2 except PASR Bank/Segment setting is allowed during Self Refresh.
2. Input clock frequency can be changed or the input clock can be stopped or floated after  $t_{CKELCK}$  satisfied and during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of  $t_{CKCKEH}$  of stable clock prior to power-down exit and the clock frequency is between the minimum and maximum specified frequency for the speed grade in use.
3. 2 Clock command for example.

DON'T CARE
 TIME BREAK

**Figure 81 — Command input timings after Power Down Exit during Self Refresh**




#### 4.20.4 AC Timing Table

The Timing is provided in Table 121.

**Table 121 — AC Timing Table**

Parameter	Symbol	Min/Max	Data Rate	Unit	Note
<b>Self Refresh Timing</b>					
Delay from SRE command to CKE Input low	tESCKE	Min	Max(1.75ns, 3tCK)	ns	1
Minimum Self Refresh Time	tSR	Min	Max(15ns, 3tCK)	ns	1
Exit Self Refresh to Valid commands	tXSR	Min	Max(tRFCab + 7.5ns, 2tCK)	ns	1,2
NOTE 1 Delay time has to satisfy both analog time(ns) and clock count(tCK). It means that tESCKE will not expire until CK has toggled through at least 3 full cycles (3 * tCK) and 1.75ns has transpired. The case which 3tCK is applied to is shown in Figure 82.					
NOTE 2 MRR-1, CAS-2, DES, MPC, MRW-1 and MRW-2 except PASR Bank/Segment setting are only allowed during this period.					



**Figure 82 — tESCKE Timing**

#### 4.21 Self Refresh Abort

If MR4 OP[3] is enabled then DRAM aborts any ongoing refresh during Self Refresh exit and does not increment the internal refresh counter. Controller can issue a valid command after a delay of tXSR\_abort instead of tXSR.


The value of tXSR\_abort(min) is defined as tRFCpb + 17.5ns.

Upon exit from Self Refresh mode, the LPDDR4 SDRAM requires a minimum of one extra refresh (8 per bank or 1 all bank) before entry into a subsequent Self Refresh mode. This requirement remains the same irrespective of the setting of the MR bit for Self Refresh abort.

Self Refresh abort feature is available for higher density devices starting with 12 Gb dual channel device and 6 Gb single channel device.


#### 4.22 MRR, MRW, MPC Command during tXSR, tRFC

Mode Register Read (MRR), Multi-Purpose (MPC) and Mode Register Write (MRW) command except PASR Bank/Segment setting can be issued during tXSR period (Figure 83).



**Figure 83 — MRR, MRW and MPC Commands Issuing Timing during tXSR**

Mode Register Read (MRR), Mode Register Write (MRW) and Multi-Purpose Command (MPC) can be issued during tRFC period (Figure 84).




**Figure 84 — MRR, MRW and MPC Commands Issuing Timing during tRFC**

The Mode Register Read (MRR) command is used to read configuration and status data from the LPDDR4-SDRAM registers. The MRR command is initiated with CS and CA[5:0] in the proper state as defined by the Command Truth Table. The mode register address operands (MA[5:0]) allow the user to select one of 64 registers. The mode register contents are available on the first 4UI's data bits of DQ[7:0] after  $RL \times t_{CK} + t_{DQSCK} + t_{DQSQ}$  following the MRR command. Subsequent data bits contain valid but undefined content. DQS is toggled for the duration of the Mode Register READ burst. The MRR has a command burst length 16. Reference Table 122 and Figure 85.

### Table 122 — DQ output mapping

UI	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
DQ0	OP0				V											
DQ1	OP1				V											
DQ2	OP2				V											
DQ3	OP3				V											
DQ4	OP4				V											
DQ5	OP5				V											
DQ6	OP6				V											
DQ7	OP7				V											
DQ8-15	V															
DMI0-1	V															
NOTE 1	MRR data are extended to first 4 UI's for DRAM controller to sample data easily.															
NOTE 2	DBI may apply or may not apply during normal MRR. It's vendor specific. If read DBI is enable with MRS and vendor cannot support the DBI during MRR, DMI pin status should be low.															
NOTE 3	The read pre-amble and post-amble of MRR are same as normal read.															

4.23 MODE REGISTER READ(MRR) (Cont'd)




- Note
1. Only BL=16 is supported
  2. Only DES is allowed during tMRR period
  3. There are some exceptions about issuing commands after tMRR. Refer to MRR/MRW Timing Constraints Table for detail.
  4. DBI is Disable mode.
  5. DES commands except tMRR period are shown for ease of illustration; other commands may be valid at these times.
  6. DQ/DQS: VSSQ termination
- Legend: DON'T CARE TIME BREAK

Figure 85 — Mode Register Read Operation

#### 4.23.1 MRR after Read and Write command

After a prior READ command, the MRR command must not be issued earlier than  $BL/2$  clock cycles, in a similar way  $WL + BL/2 + 1 + RU(tWTR/tCK)$  clock cycles after a prior Write, Write with AP, Mask Write, Mask Write with AP and MPC Write FIFO command in order to avoid the collision of Read and Write burst data on SDRAM's internal Data bus. Reference Figure 86 and Figure 87.



#### Note

1. The minimum number of clock cycles from the burst READ command to the MRR command is  $BL/2$ .
2. Read  $BL = 32$ , MRR  $BL = 16$ ,  $RL = 14$ , Preamble = Toggle, Postamble =  $0.5nCK$ , DBI = Disable, DQ/DQS: VSSQ termination
3. DES commands except tMRR period are shown for ease of illustration; other commands may be valid at these times.

**Figure 86 — READ to MRR Timing**

The diagram illustrates the timing relationships between the memory device and the processor. Key signals and their timing parameters are shown:

- CK\_c** and **CK\_t**: Clock signals for the controller and target.
- CS**: Chip select signal.
- CA**: Command Address signal.
- COMMAND**: Command signal.
- DQS\_c** and **DQS\_t**: Data Strobe signals for controller and target.
- DQ**: Data bus signal.

Timing parameters and intervals are defined as follows:

- WL**: Word Line delay.
- BL/2 + 1 Clock**: Burst Length delay.
- tWTR**: Write to Read delay.
- tMRR**: Memory Refresh delay.
- tDQS2DQ**: Data Strobe to Data delay.
- tWPST**: Write Precharge to Standby delay.
- tWPST**: Write Precharge to Standby delay.
- tDQS2DQ**: Data Strobe to Data delay.


Legend:

- DONT CARE**: Indicated by hatched areas.
- TIME BREAK**: Indicated by wavy lines.

1. Write BL=16, Write Postamble =  $0.5nCK$ , DQ/DQS: VSSQ termination.
2. Only DES is allowed during tMRR period.
3. Din n = data-in to columnn n.
3. The minimum number of clock cycles from the burst write command to MRR command is  $WL + BL/2 + 1 + RU(tWTR/tCK)$ .
4. tWTR starts at the rising edge of CK after the last latching edge of DQS.
5. DES commands except tMRR period are shown for ease of illustration: other commands may be valid at these times.

### Figure 87 — Write to MRR Timing

Following the power-down state, an additional time, tMRRI, is required prior to issuing the mode register read (MRR) command. This additional time (equivalent to tRCD) is required in order to be able to maximize power-down current savings by allowing more power-up time for the MRR data path after exit from power-down mode. Reference Figure 88 and Table 123.



1. Only DES is allowed during tMRR period.
2. DES commands except tMRR period are shown for ease of illustration; other commands may be valid at these times.

### Figure 88 — MRR Following Power-Down

**4.23.2 MRR after Power-Down Exit (Cont'd)****Table 123 — Mode Register Read/Write AC timing**

Parameter	Symbol	Min/ Max	Data Rate	Unit	Note
<b>Mode Register Read/Write Timing</b>					
Additional time after tXP has expired until MRR command may be issued	tMRRl	Min	tRCD + 3nCK	-	
MODE REGISTER READ command period	tMRR	Min	8	nCK	
MODE REGISTER WRITE command period	tMRW	Min	MAX(10ns, 10nCK)	-	
Mode register set command delay	tMRD	Min	max(14ns, 10nCK)	-	

#### 4.24 Mode Register Write (MRW) Operation

The Mode Register Write (MRW) command is used to write configuration data to the mode registers. The MRW command is initiated by setting CKE, CS, and CA[5:0] to valid levels at a rising edge of the clock (see Command Truth Table, Table 175). The mode register address and the data written to the mode registers is contained in CA[5:0] according to the Command Truth Table. The MRW command period is defined by tMRW. Mode register Writes to read-only registers have no impact on the functionality of the device. Reference Figure 89.




Figure 89 — Mode Register Write Timing

##### 4.24.1 Mode Register Write

MRW can be issued from either a Bank-Idle or Bank-Active state. Certain restrictions may apply for MRW from an Active state (Reference Table 124 through Table 126).

Table 124 — Truth Table for Mode Register Read (MRR) and Mode Register Write (MRW)

Current State	Command	Intermediate State	Next State
SDRAM		SDRAM	SDRAM
All Banks Idle	MRR	Mode Register Reading (All Banks Idle)	All Banks Idle
	MRW	Mode Register Writing (All Banks Idle)	All Banks Idle
Bank(s) Active	MRR	Mode Register Reading	Bank(s) Active
	MRW	Mode Register Writing	Bank(s) Active



## 4.24.1 Mode Register Write (Cont'd)

Table 125 — MRR/MRW Timing Constraints: DQ ODT is Disable

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Notes
MRR	MRR	tMRR	-	
	RD/RDA	tMRR	-	
	WR/WRA/ MWR/ MWRA	$RL+RU(tDQSCK(max)/tCK)+BL/2-WL+tWPRE+RD(tRPST)$	nCK	
	MRW	$RL+RU(tDQSCK(max)/tCK)+BL/2+3$	nCK	
RD/RDA	MRR	BL/2	nCK	
WR/WRA/ MWR/MWRA		$WL+1+BL/2+RU(tWTR/tCK)$	nCK	
MRW		tMRD	-	
Power Down Exit		tXP+tMRRI	-	
MRW	RD/RDA	tMRD	-	
	WR/WRA/ MWR/ MWRA	tMRD	-	
	MRW	tMRW	-	
RD/ RD FIFO/ RD DQ CAL	MRW	$RL+BL/2+RU(tDQSCKmax/tCK)+RD(tRPST)+\max(RU(7.5ns/tCK),8nCK)$	nCK	
RD with Auto-Precharge		$RL+BL/2+RU(tDQSCKmax/tCK)+RD(tRPST)+\max(RU(7.5ns/tCK),8nCK)+nRTP-8$	nCK	
WR/ MWR/ WR FIFO		$WL+1+BL/2+\max(RU(7.5ns/tCK),8nCK)$	nCK	
WR/MWR with Auto-Precharge		$WL+1+BL/2+\max(RU(7.5ns/tCK),8nCK)+nWR$	nCK	


## 4.24.1 Mode Register Write (Cont'd)

Table 126 — MRR/MRW Timing Constraints: DQ ODT is Enable

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Notes
MRR	MRR	Same as ODT Disable Case	-	
	RD/RDA			
	WR/WRA/ MWR/ MWRA	$RL + RU(t_{DQSCK(max)}/t_{CK}) + BL/2 - ODT_{Lon} - RD(t_{ODT_{on}(min)}/t_{CK}) + RD(t_{RPST}) + 1$	nCK	
	MRW	Same as ODT Disable Case	-	
RD/RDA	MRR	Same as ODT Disable Case	-	
WR/WRA/ MWR/MWRA				
MRW				
Power Down Exit				
MRW	RD/RDA	Same as ODT Disable Case	-	
	WR/WRA/ MWR/ MWRA			
	MRW			
RD/ RD FIFO/ RD DQ CAL	MRW	Same as ODT Disable Case	-	
RD with Auto-Precharge				
WR/ MWR/ WR FIFO				
WR/MWR with Auto-Precharge				


#### 4.25 $V_{REF}$ Current Generator (VRCG)

LPDDR4 SDRAM  $V_{REF}$  current generators (VRCG) incorporate a high current mode to reduce the settling time of the internal  $V_{REF}(DQ)$  and  $V_{REF}(CA)$  levels during training and when changing frequency set points during operation. The high current mode is enabled by setting  $MR13[OP3] = 1$ . Only Deselect commands may be issued until  $tVRCG\_ENABLE$  is satisfied.  $tVRCG\_ENABLE$  timing is shown in Figure 90 and Table 127.



**Figure 90 — VRCG Enable timing**

VRCG high current mode is disabled by setting  $MR13[OP3] = 0$ . Only Deselect commands may be issued until  $tVRCG\_DISABLE$  is satisfied.  $tVRCG\_DISABLE$  timing is shown in Figure 91 and Table 121.



**Figure 91 — VRCG Disable timing**

Note that LPDDR4 SDRAM devices support  $V_{REF}(CA)$  and  $V_{REF}(DQ)$  range and value changes without enabling VRCG high current mode.

4.25 V<sub>REF</sub> Current Generator (VRCG) (Cont'd)

Table 127 — VRCG Enable/Disable Timing

Speed		533, 1066, 1600, 2133, 2667, 3200, 3733, 4267Mbps		Units	NOTE
Parameter	Symbol	MIN	MAX		
V <sub>REF</sub> high current mode enable time	tVRCG_ENABLE	-	200	ns	
V <sub>REF</sub> high current mode disable time	tVRCG_DISABLE	-	100	ns	

4.26 CA V<sub>REF</sub> Training

The DRAM internal CA V<sub>REF</sub> specification parameters are voltage operating range, step size, V<sub>REF</sub> set tolerance, V<sub>REF</sub> step time and V<sub>REF</sub> valid level.

The voltage operating range specifies the minimum required V<sub>REF</sub> setting range for LPDDR4 DRAM devices. The minimum range is defined by V<sub>REFmax</sub> and V<sub>REFmin</sub> as depicted in Figure 92.




Figure 92 — V<sub>REF</sub> operating range (V<sub>REFmin</sub>, V<sub>REFmax</sub>)

#### 4.26 CA $V_{REF}$ Training (Cont'd)

The  $V_{REF}$  step size is defined as the step size between adjacent steps. However, for a given design, DRAM has one value for  $V_{REF}$  step size that falls within the range.

The  $V_{REF}$  set tolerance is the variation in the  $V_{REF}$  voltage from the ideal setting. This accounts for accumulated error over multiple steps. There are two ranges for  $V_{REF}$  set tolerance uncertainty. The range of  $V_{REF}$  set tolerance uncertainty is a function of number of steps  $n$ .

The  $V_{REF}$  set tolerance is measured with respect to the ideal line which is based on the two endpoints. Where the endpoints are at the min and max  $V_{REF}$  values for a specified range. An example of the step size and  $V_{REF}$  set tolerance is shown in Figure 93.




Figure 93 — Example of  $V_{REF}$  set tolerance (max case only shown) and step size

#### 4.26 CA $V_{REF}$ Training (Cont'd)

The  $V_{REF}$  increment/decrement step times are define by  $V_{REF\_time-short}$ , Middle and long. The  $V_{REF\_time-short}$ ,  $V_{REF\_time-Middle}$  and  $V_{REF\_time-long}$  is defined from TS to TE as shown in Figure 94 where TE is referenced to when the  $V_{REF}$  voltage is at the final DC level within the  $V_{REF}$  valid tolerance( $V_{REF\_val\_tol}$ ).

The  $V_{REF}$  valid level is defined by  $V_{REF\_val}$  tolerance to qualify the step time TE as shown in Figure 88. This parameter is used to insure an adequate RC time constant behavior of the voltage level change after any  $V_{REF}$  increment/decrement adjustment. This parameter is only applicable for DRAM component level validation/characterization.


$V_{REF\_time-Short}$  is for a single step size increment/decrement change in  $V_{REF}$  voltage.

$V_{REF\_time-Middle}$  is at least 2 step sizes increment/decrement change within the same  $V_{REFCA}$  range in  $V_{REF}$  voltage.

$V_{REF\_time-Long}$  is the time including up to  $V_{REFmin}$  to  $V_{REFmax}$  or  $V_{REFmax}$  to  $V_{REFmin}$  change across the  $V_{REFCA}$  Range in  $V_{REF}$  voltage.

TS - is referenced to MRS command clock

TE - is referenced to the  $V_{REF\_val\_tol}$



**Figure 94 —  $V_{REF\_time}$  for Short, Middle and Long Timing Diagram**

The MRW command to the mode register bits are as follows.

MR12 OP[5:0] :  $V_{REF}(CA)$  Setting

MR12 OP[6] :  $V_{REF}(CA)$  Range

**4.26 CA  $V_{REF}$  Training (Cont'd)**

The minimum time required between two  $V_{REF}$  MRS commands is  $V_{REF\_time\_short}$  for single step and  $V_{REF\_time\_Middle}$  for a full voltage range step. Reference Figure 95 through Figure 98.




Figure 95 —  $V_{REF}$  step single step size increment case




Figure 96 —  $V_{REF}$  step single step size decrement case

#### 4.26 CA $V_{REF}$ Training (Cont'd)




Figure 97 —  $V_{REF}$  full step from  $V_{REFmin}$  to  $V_{REFmax}$  case




Figure 98 —  $V_{REF}$  full step from  $V_{REFmax}$  to  $V_{REFmin}$  case



**4.26 CA V<sub>REF</sub> Training (Cont'd)**

Table 128 contains the CA internal V<sub>REF</sub> specifications that will be characterized at the component level for compliance. The component level characterization method is tbd.

**Table 128 — CA Internal V<sub>REF</sub> Specifications**

Parameter	Symbol	Min	Typ	Max	Unit	Notes
V <sub>REF</sub> Max operating point Range0	V <sub>REF_max_R0</sub>	-	-	30%	V <sub>DD2</sub>	1,11
V <sub>REF</sub> Min operating point Range0	V <sub>REF_min_R0</sub>	10%	-	-	V <sub>DD2</sub>	1,11
V <sub>REF</sub> Max operating point Range1	V <sub>REF_max_R1</sub>	-	-	42%	V <sub>DD2</sub>	1,11
V <sub>REF</sub> Min operating point Range1	V <sub>REF_min_R1</sub>	22%	-	-	V <sub>DD2</sub>	1,11
V <sub>REF</sub> Step size	V <sub>REF_step</sub>	0.30%	0.40%	0.50%	V <sub>DD2</sub>	2
V <sub>REF</sub> Set Tolerance	V <sub>REF_set_tol</sub>	-1.00%	0.00%	1.00%	V <sub>DD2</sub>	3,4,6
		-0.10%	0.00%	0.10%	V <sub>DD2</sub>	3,5,7
V <sub>REF</sub> Step Time	V <sub>REF_time-Short</sub>	-	-	100	ns	8
	V <sub>REF_time_Middle</sub>	-	-	200	ns	12
	V <sub>REF_time-Long</sub>	-	-	250	ns	9
	V <sub>REF_time_weak</sub>	-	-	1	ms	13,14
V <sub>REF</sub> Valid tolerance	V <sub>REF_val_tol</sub>	-0.10%	0.00%	0.10%	V <sub>DD2</sub>	10

NOTE 1 V<sub>REF</sub> DC voltage referenced to V<sub>DD2</sub>\_DC.

NOTE 2 V<sub>REF</sub> step size increment/decrement range. V<sub>REF</sub> at DC level.

NOTE 3 V<sub>REF\_new</sub> = V<sub>REF\_old</sub> + n\*V<sub>REF\_step</sub>; n= number of steps; if increment use "+"; If decrement use "-".

NOTE 4 The minimum value of V<sub>REF</sub> setting tolerance = V<sub>REF\_new</sub> - 1.0%\*V<sub>DD2</sub>. The maximum value of V<sub>REF</sub> setting tolerance = V<sub>REF\_new</sub> + 1.0%\*V<sub>DD2</sub>. For n>4.

NOTE 5 The minimum value of V<sub>REF</sub> setting tolerance = V<sub>REF\_new</sub> - 0.10%\*V<sub>DD2</sub>. The maximum value of V<sub>REF</sub> setting tolerance = V<sub>REF\_new</sub> + 0.10%\*V<sub>DD2</sub>. For n≤ 4.

NOTE 6 Measured by recording the min and max values of the V<sub>REF</sub> output over the range, drawing a straight line between those points and comparing all other V<sub>REF</sub> output settings to that line.

NOTE 7 Measured by recording the min and max values of the V<sub>REF</sub> output across 4 consecutive steps(n=4), drawing a straight line between those points and comparing all other V<sub>REF</sub> output settings to that line.

NOTE 8 Time from MRS command to increment or decrement one step size for V<sub>REF</sub>.

NOTE 9 Time from MRS command to increment or decrement V<sub>REF</sub>min to V<sub>REF</sub>max or V<sub>REF</sub>max to V<sub>REF</sub>min change across the V<sub>REF</sub>CA Range in V<sub>REF</sub> voltage.

NOTE 10 Only applicable for DRAM component level test/characterization purpose. Not applicable for normal mode of operation. V<sub>REF</sub> valid is to qualify the step times which will be characterized at the component level.

NOTE 11 DRAM range 0 or 1 set by MR12 OP[6].

NOTE 12 Time from MRS command to increment or decrement more than one step size up to a full range of V<sub>REF</sub> voltage within the same V<sub>REF</sub>CA range.


NOTE 13 Applies when VRCG high current mode is not enabled, specified by MR13[OP3] = 0.

NOTE 14 V<sub>REF\_time\_weak</sub> covers all V<sub>REF</sub>(CA) Range and Value change conditions are applied to V<sub>REF\_time\_Short/Middle/Long</sub>.

#### 4.27 DQ $V_{REF}$ Training

The DRAM internal DQ  $V_{REF}$  specification parameters are voltage operating range, step size,  $V_{REF}$  set tolerance,  $V_{REF}$  step time and  $V_{REF}$  valid level.

The voltage operating range specifies the minimum required  $V_{REF}$  setting range for LPDDR4 DRAM devices. The minimum range is defined by  $V_{REFmax}$  and  $V_{REFmin}$  as depicted in Figure 99.



**Figure 99 —  $V_{REF}$  operating range( $V_{REFmin}$ ,  $V_{REFmax}$ )**

#### 4.27 DQ $V_{REF}$ Training (Cont'd)

The  $V_{REF}$  step size is defined as the step size between adjacent steps. However, for a given design, DRAM has one value for  $V_{REF}$  step size that falls within the range.

The  $V_{REF}$  set tolerance is the variation in the  $V_{REF}$  voltage from the ideal setting. This accounts for accumulated error over multiple steps. There are two ranges for  $V_{REF}$  set tolerance

uncertainty. The range of  $V_{REF}$  set tolerance uncertainty is a function of number of steps  $n$ .

The  $V_{REF}$  set tolerance is measured with respect to the ideal line which is based on the two endpoints. Where the endpoints are at the min and max  $V_{REF}$  values for a specified range. An example of the step size and  $V_{REF}$  set tolerance is shown in Figure 100.




Figure 100 — Example of  $V_{REF}$  set tolerance (max case only shown) and step size

#### 4.27 DQ $V_{REF}$ Training (Cont'd)

The  $V_{REF}$  increment/decrement step times are defined by  $V_{REF\_time-short}$ , Middle and long. The  $V_{REF\_time-short}$ ,  $V_{REF\_time-Middle}$  and  $V_{REF\_time-long}$  is defined from TS to TE as shown in Figure 101 where TE is referenced to when the  $V_{REF}$  voltage is at the final DC level within the  $V_{REF}$  valid tolerance ( $V_{REF\_val\_tol}$ ).

The  $V_{REF}$  valid level is defined by  $V_{REF\_val}$  tolerance to qualify the step time TE as shown in Figure 101. This parameter is used to insure an adequate RC time constant behavior of the voltage level change after any  $V_{REF}$  increment/decrement adjustment. This parameter is only applicable for DRAM component level validation/characterization.


$V_{REF\_time-Short}$  is for a single step size increment/decrement change in  $V_{REF}$  voltage.

$V_{REF\_time-Middle}$  is at least 2 step sizes increment/decrement change within the same  $V_{REFDQ}$  range in  $V_{REF}$  voltage.

$V_{REF\_time-Long}$  is the time including up to  $V_{REFmin}$  to  $V_{REFmax}$  or  $V_{REFmax}$  to  $V_{REFmin}$  change across the  $V_{REFDQ}$  Range in  $V_{REF}$  voltage.

TS - is referenced to MRS command clock

TE - is referenced to the  $V_{REF\_val\_tol}$



**Figure 101 —  $V_{REF\_time}$  for Short, Middle and Long Timing Diagram**

The MRW command to the mode register bits are as follows.

MR14 OP[5:0] :  $V_{REF}(DQ)$  Setting

MR14 OP[6] :  $V_{REF}(DQ)$  Range

#### 4.27 DQ $V_{REF}$ Training (Cont'd)

The minimum time required between two  $V_{REF}$  MRS commands is  $V_{REF\_time\_short}$  for single step and  $V_{REF\_time\_Middle}$  for a full voltage range step. Reference Figure 102 through Figure 105.




Figure 102 —  $V_{REF}$  step single step size increment case




Figure 103 —  $V_{REF}$  step single step size decrement case

#### 4.27 DQ $V_{REF}$ Training (Cont'd)




Figure 104 —  $V_{REF}$  full step from  $V_{REFmin}$  to  $V_{REFmax}$  case




Figure 105 —  $V_{REF}$  full step from  $V_{REFmax}$  to  $V_{REFmin}$  case

**4.27 DQ V<sub>REF</sub> Training (Cont'd)**

Table 129 contains the DQ internal V<sub>REF</sub> specifications that will be characterized at the component level for compliance. The component level characterization method is TBD<sup>A</sup>.

**Table 129 — DQ Internal V<sub>REF</sub> Specifications**

Parameter	Symbol	Min	Typ	Max	Unit	Notes
V <sub>REF</sub> Max operating point Range0	V <sub>REF_max_R0</sub>	-	-	30%	V <sub>DDQ</sub>	1,11
V <sub>REF</sub> Min operating point Range0	V <sub>REF_min_R0</sub>	10%	-	-	V <sub>DDQ</sub>	1,11
V <sub>REF</sub> Max operating point Range1	V <sub>REF_max_R1</sub>	-	-	42%	V <sub>DDQ</sub>	1,11
V <sub>REF</sub> Min operating point Range1	V <sub>REF_min_R1</sub>	22%	-	-	V <sub>DDQ</sub>	1,11
V <sub>REF</sub> Step size	V <sub>REF_step</sub>	0.30%	0.40%	0.50%	V <sub>DDQ</sub>	2
V <sub>REF</sub> Set Tolerance	V <sub>REF_set_tol</sub>	-1.00%	0.00%	1.00%	V <sub>DDQ</sub>	3,4,6
		-0.10%	0.00%	0.10%	V <sub>DDQ</sub>	3,5,7
V <sub>REF</sub> Step Time	V <sub>REF_time-Short</sub>	-	-	100	ns	8
	V <sub>REF_time_Middle</sub>	-	-	200	ns	12
	V <sub>REF_time-Long</sub>	-	-	250	ns	9
	V <sub>REF_time_weak</sub>	-	-	1	ms	13,14
V <sub>REF</sub> Valid tolerance	V <sub>REF_val_tol</sub>	-0.10%	0.00%	0.10%	V <sub>DDQ</sub>	10

NOTE 1 V<sub>REF</sub> DC voltage referenced to V<sub>DDQ\_DC</sub>.

NOTE 2 V<sub>REF</sub> step size increment/decrement range. V<sub>REF</sub> at DC level.

NOTE 3 V<sub>REF\_new</sub> = V<sub>REF\_old</sub> + n\*V<sub>REF\_step</sub>; n= number of steps; if increment use "+"; If decrement use "-".

NOTE 4 The minimum value of V<sub>REF</sub> setting tolerance = V<sub>REF\_new</sub> - 1.0%\*V<sub>DDQ</sub>. The maximum value of V<sub>REF</sub> setting tolerance = V<sub>REF\_new</sub> + 1.0%\*V<sub>DDQ</sub>. For n>4.

NOTE 5 The minimum value of V<sub>REF</sub> setting tolerance = V<sub>REF\_new</sub> - 0.10%\*V<sub>DDQ</sub>. The maximum value of V<sub>REF</sub> setting tolerance = V<sub>REF\_new</sub> + 0.10%\*V<sub>DDQ</sub>. For n≤ 4.

NOTE 6 Measured by recording the min and max values of the V<sub>REF</sub> output over the range, drawing a straight line between those points and comparing all other V<sub>REF</sub> output settings to that line.

NOTE 7 Measured by recording the min and max values of the V<sub>REF</sub> output across 4 consecutive steps(n=4), drawing a straight line between those points and comparing all other V<sub>REF</sub> output settings to that line.

NOTE 8 Time from MRS command to increment or decrement one step size for V<sub>REF</sub>.

NOTE 9 Time from MRS command to increment or decrement V<sub>REF</sub>min to V<sub>REF</sub>max or V<sub>REF</sub>max to V<sub>REF</sub>min change across the V<sub>REF</sub>DQ Range in V<sub>REF</sub> voltage.

NOTE 10 Only applicable for DRAM component level test/characterization purpose. Not applicable for normal mode of operation. V<sub>REF</sub> valid is to qualify the step times which will be characterized at the component level.

NOTE 11 DRAM range 0 or 1 set by MR14 OP[6].

NOTE 12 Time from MRS command to increment or decrement more than one step size up to a full range of V<sub>REF</sub> voltage within the same V<sub>REF</sub>DQ range.

NOTE 13 Applies when VRCG high current mode is not enabled, specified by MR13[OP3] = 0.

NOTE 14 V<sub>REF\_time\_weak</sub> covers all V<sub>REF</sub>(DQ) Range and Value change conditions are applied to V<sub>REF\_time\_Short/Middle/Long</sub>.

<sup>A</sup> As of publication of this document, under discussion by the formulating committee.

## 4.28 Command Bus Training

### 4.28.1 Command Bus Training for x16 mode

The LPDDR4-SDRAM command bus must be trained before enabling termination for high-frequency operation. LPDDR4 provides an internal  $V_{REF}(CA)$  that defaults to a level suitable for un-terminated, low frequency operation, but the  $V_{REF}(CA)$  must be trained to achieve suitable receiver voltage margin for terminated, high-frequency operation. The training mode described here centers the internal  $V_{REF}(CA)$  in the CA data eye and at the same time allows for timing adjustments of the CS and CA signals to meet setup/hold requirements. Because it can be difficult to capture commands prior to training the CA inputs, the training mode described here uses a minimum of external commands to enter, train, and exit the Command Bus Training mode.

**NOTE** it is up to the system designer to determine what constitutes “low-frequency” and “high-frequency” based on the capabilities of the system. Low-frequency should then be defined as an operating frequency in which the system can reliably communicate with the SDRAM before Command Bus Training is executed.

The LPDDR4-SDRAM die has a bond pad (ODT\_CA) for multi-rank operation. In a multi-rank system, the terminating rank should be trained first, followed by the non-terminating rank(s). See Section 4.41, ODT for more information.

The LPDDR4-SDRAM uses Frequency Set-Points to enable multiple operating settings for the die. The LPDDR4-SDRAM defaults to FSP-OP[0] at power-up, which has the default settings to operate in un-terminated, low-frequency environments. Prior to training, the mode register settings should be configured by setting MR13 OP[6]=1B (FSP-WR[1]) and setting all other mode register bits for FSP-OP[1] to the desired settings for high-frequency operation. Prior to entering Command Bus Training, the SDRAM will be operating from FSP-OP[x]. Upon Command Bus Training entry when CKE is driven LOW, the LPDDR4-SDRAM will automatically switch to the alternate FSP register set (FSP-OP[y]) and use the alternate register settings during training (See note 6 in Figure 106 for more information on FSP-OP register sets). Upon training exit when CKE is driven HIGH, the LPDDR4-SDRAM will automatically switch back to the original FSP register set (FSP-OP[x]), returning to the “known-good” state that was operating prior to training. The training values for  $V_{REF}(CA)$  are not retained by the DRAM in FSP-OP[y] registers, and must be written to the registers after training exit.

1. To enter Command Bus Training mode, issue a MRW-1 command followed by a MRW-2 command to set MR13 OP[0]=1B (Command Bus Training Mode Enabled).
2. After time tMRD, CKE may be set LOW, causing the LPDDR4-SDRAM to switch from FSP-OP[x] to FSP-OP[y], and completing the entry into Command Bus Training mode.  
A status of DQS\_t, DQS\_c, DQ and DMI are as follows, and ODT state of DQS\_t, DQS\_c, DQ and DMI will be followed by MR11 OP[2:0]: DQ ODT and MR13 OP[7]: FSP-OP except output pins.
  - DQS\_t[0], DQS\_c[0] become input pins for capturing DQ[6:0] levels by its toggling.
  - DQ[5:0] become input pins for setting  $V_{REF}(CA)$  Level.
  - DQ[6] becomes a input pin for setting  $V_{REF}(CA)$  Range.
  - DQ[7] and DMI[0] become input pins and their input level is Valid level or floating, either way is fine.
  - DQ[13:8] become output pins to feedback its capturing value via command bus by CS signal.
  - DQS\_t[1], DQS\_c[1], DMI[1] and DQ[15:14] become output pins or disable, it means that SDRAM may drive to a valid level or left floating.
3. At time tCAENT later, LPDDR4 SDRAM can accept to change its VFREF(ca) Range and Value using input signals of DQS\_t[0], DQS\_c[0] and DQ[6:0] from existing value that's setting via MR12 OP[6:0]. The mapping between MR12 OP code and DQs is shown in Table 130 At least one  $V_{REF}CA$  setting is required before proceed to next training steps.



**4.28.1 Command Bus Training for x16 mode (Cont'd)****Table 130 — Mapping of MR12 OP Code and DQ Numbers**

	Mapping						
MR12 OP Code	OP6	OP5	OP4	OP3	OP2	OP1	OP0
DQ Number	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0

4. The new  $V_{REF}(CA)$  value must “settle” for time  $tV_{REF\_LONG}$  before attempting to latch CA information.
5. To verify that the receiver has the correct  $V_{REF}(CA)$  setting and to further train the CA eye relative to clock (CK), values latched at the receiver on the CA bus are asynchronously output to the DQ bus.
6. To exit Command Bus Training mode, drive CKE HIGH, and after time  $tV_{REF\_LONG}$  issue the MRW-1 command followed by the MRW-2 command to set MR13 OP[0]=0B. After time  $tMRW$  the LPDDR4-SDRAM is ready for normal operation. After training exit the LPDDR4-SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training.

Command Bus Training may be executed from IDLE or Self Refresh states. When executing CBT within the Self Refresh state, the SDRAM must not be a power down state (i.e. CKE must be HIGH prior to training entry). Command Bus Training entry and exit is the same, regardless of the SDRAM state from which CBT is initiated.

**4.28.1.1 Training Sequence for single-rank systems**

Note that an example shown here is assuming an initial low-frequency, no-terminating operating point, training a high-frequency, terminating operating point. **The green text is low-frequency, magenta text is high-frequency.** Any operating point may be trained from any known good operating point.

1. Set MR13 OP[6]=1B to enable writing to Frequency Set Point 'y' (FSP-WR[y]) (or FSP-OP[x], See note).
2. Write FSP-WR[y] (or FSP-OP[x]) registers for all channels to set up high-frequency operating parameters.
3. Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode.
4. Drive CKE LOW, and change CK frequency to the high-frequency operating point.
5. Perform Command Bus Training ( $V_{REF}CA$ , CS, and CA).
6. Exit training, a change CK frequency to the low-frequency operating point prior to driving CKE HIGH, then issue MRW-1 and MRW-2 commands. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
7. Write the trained values to FSP-WR[y] (or FSP-OP[x]) by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
8. Issue MRW-1 and MRW-2 commands to switch to FSP-OP[y] (or FSP-OP[x]), to turn on termination, and change CK frequency to the high frequency operating point. At this point the Command Bus is trained and you may proceed to other training or normal operation.

#### 4.28.1.2 Training Sequence for multi-rank systems

Note that the example shown here assumes an initial low-frequency operating point, training a high-frequency operating point. The green text is low-frequency, magenta text is high-frequency. Any operating point may be trained from any known good operating point.

1. Set MR13 OP[6]=1B to enable writing to Frequency Set Point 'y' (FSP-WR[y]) (or FSP-WR[x], See Note).
2. Write FSP-WR[y] (or FSP-WR[x]) registers for all channels and ranks to set up high frequency operating parameters.
3. Read MR0 OP[7] on all channels and ranks to determine which die are terminating, signified by MR0 OP[7]=1B.
4. Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode on the terminating rank.
5. Drive CKE LOW on the terminating rank (or all ranks), and change CK frequency to the high-frequency operating point.
6. Perform Command Bus Training on the terminating rank ( $V_{REFCA}$ , CS, and CA).
7. Exit training by driving CKE HIGH, change CK frequency to the low-frequency operating point, and issue MRW-1 and MRW-2 commands to write the trained values to FSP-WR[y] (or FSP-WR[x]). When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
8. Issue MRW-1 and MRW-2 command to enter training mode on the non-terminating rank (but keep CKE HIGH)
9. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y] (or FSP-OP[x]), to turn on termination, and change CK frequency to the high frequency operating point.
10. Drive CKE LOW on the non-terminating (or all) ranks. The non-terminating rank(s) will now be using FSP-OP[y] (or FSP-OP[x]).
11. Perform Command Bus Training on the non-terminating rank ( $V_{REFCA}$ , CS, and CA).
12. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[x] (or FSP-OP[y]) to turn off termination.
13. Exit training by driving CKE HIGH on the non-terminating rank, change CK frequency to the low-frequency operating point, and issue MRW-1 and MRW-2 commands. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
14. Write the trained values to FSP-WR[y] (or FSP-WR[x]) by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
15. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y] (or FSP-OP[x]), to turn on termination, and change CK frequency to the high frequency operating point. At this point the Command Bus is trained for both ranks and you may proceed to other training or normal operation.

#### 4.28.1.3 Relation between CA input pin DQ output pin.

The relation between CA input pin DQ output pin is shown in Table 131.


**Table 131 — Mapping of CA Input pin and DQ Output pin**

	Mapping					
CA Number	CA5	CA4	CA3	CA2	CA1	CA0
DQ Number	DQ13	DQ12	DQ11	DQ10	DQ9	DQ8

#### 4.28.1.1 Timing Diagram

The basic Timing diagrams of Command Bus Training are shown in Figure 106 through Figure 109.

#### 4.28.1.1 Timing Diagram (Cont'd)



NOTES : 1. After tCKELCK clock can be stopped or frequency changed any time.

2. The input clock condition should be satisfied tCKPRECS and tCKPSTCS.

3. Continue to Drive CK and Hold CS pins low until tCKELCK after CKE is low (which disables command decoding).

4. DRAM may or may not capture first rising/falling edge of DQS\_t/c due to an unstable first rising edge. Hence provide at least consecutive 2 pulses of DQS signal input is required in every DQS input signal at capturing DQ6:0 signals. The captured value of DQ6:0 signal level by each DQS edges are overwritten at any time and the DRAM updates its VREFca setting of MR12 temporary after time tVREFca\_Long.

5. tVREF\_LONG may be reduced to tVREF\_SHORT if the following conditions are met: 1) The new Vref setting is a single step above or below the old Vref setting, and 2) The DQS pulses a single time, or the new Vref setting value on DQ[6:0] is static and meets tDSTRAIN/tDHTRAIN for every DQS pulse applied.


6. When CKE is driven LOW, the SDRAM will switch its FSP-OP registers to use the alternate (i.e. non-active) set. Example: If the SDRAM is currently using FSP-OP[0], then it will switch to FSP-OP[1] when CKE is driven LOW. All operating parameters should be written to the alternate mode registers before entering Command Bus Training to ensure that ODT settings, RL/WL/nWR setting, etc., are set to the correct values. If the alternate FSP-OP has ODT\_CA disabled then termination will not enable in CA Bus Training mode. If the ODT\_CA pad is bonded to Vss, ODT\_CA termination will never enable for that die.

7. When CKE is driven low in Command Bus Training mode, the LPDDR4-SDRAM will change operation to the alternate FSP, i.e. the inverse of the FSP programmed in the FSP-OP mode register.

DON'T CARE
 TIME BREAK

**Figure 106 — Entering Command Bus Training Mode and CA Training Pattern Input and Output with VREFCA Value Update**

#### 4.28.1.1 Timing Diagram (Cont'd)



NOTES : 1. After tCKELCK clock can be stopped or frequency changed any time.

2. The input clock condition should be satisfied tCKPRECS.

3. Continue to Drive CK and Hold CS pins low until tCKELCK after CKE is low (which disables command decoding).

4. DRAM may or may not capture first rising/falling edge of DQS\_t/c due to an unstable first rising edge. Hence provide at least consecutive 2 pulses of DQS signal input is required in every DQS input signal at capturing DQ6:0 signals.

The captured value of DQ6:0 signal level by each DQS edges are overwritten at any time and the DRAM updates its VREFca setting of MR12 temporary after time tVREFca\_Long.

5. tVREF\_LONG may be reduced to tVREF\_SHORT if the following conditions are met: 1) The new Vref setting is a single step above or below the old Vref setting,

and 2) The DQS pulses a single time, or the new Vref setting value on DQ[6:0] is static and meets tDStrain/tDHtrain for every DQS pulse applied.


6. When CKE is driven LOW, the SDRAM will switch its FSP-OP registers to use the alternate (i.e. non-active) set. Example: If the SDRAM is currently using FSP-OP[0], then it will switch to FSP-OP[1] when CKE is driven LOW. All operating parameters should be written to the alternate mode registers before entering Command Bus Training to ensure that ODT settings, RL/WL/nWR setting, etc., are set to the correct values. If the alternate FSP-OP has ODT\_CA disabled then termination will not enable in CA Bus Training mode. If the ODT\_CA pad is bonded to Vss, ODT\_CA termination will never enable for that die.

7. When CKE is driven low in Command Bus Training mode, the LPDDR4-SDRAM will change operation to the alternate FSP, i.e. the inverse of the FSP programmed in the FSP-OP mode register.

/// DON'T CARE    >>> TIME BREAK

Figure 107 — Consecutive VREFCA Value Update


#### 4.28.1.1 Timing Diagram (Cont'd)



- NOTES : 1. Clock can be stopped or frequency changed any time before tCKCKEH. CK must meet tCKCKEH before CKE is driven high.  
When CKE is driven high the clock frequency must be returned to the original frequency (the frequency corresponding to the FSP at which Command Bus Training mode was entered)
2. CS must be Deselect (low) tCKCKEH before CKE is driven high.
3. When CKE is driven high, the SDRAM's ODT\_CA will revert to the state/value defined by FSP-OP prior to Command Bus Training mode entry, i.e. the original frequency set point (FSP-OP, MR13-OP[7]).  
Example: If the SDRAM was using FSP-OP[1] for training, then it will switch to FSP-OP[0] when CKE is driven HIGH.
4. Training values are not retained by the SDRAM, and must be written to the FSP-OP register set before returning to operation at the trained frequency.  
Example: VREF(ca) will return to the value programmed in the original set point.
5. When CKE is driven high the LPDDR4-SDRAM will revert to the FSP in operation when Command Bus Training mode was entered.

Figure 108 — Exiting Command Bus Training Mode with Valid Command

#### 4.28.1.1 Timing Diagram (Cont'd)



- NOTES : 1. Clock can be stopped or frequency changed any time before tCKCKEH. CK must meet tCKCKEH before CKE is driven high.  
When CKE is driven high the clock frequency must be returned to the original frequency (the frequency corresponding to the FSP at which Command Bus Training mode was entered)
2. CS must be Deselect (low) tCKCKEH before CKE is driven high.
3. When CKE is driven high, the SDRAM's ODT\_CA will revert to the state/value defined by FSP-OP prior to Command Bus Training mode entry, i.e. the original frequency set point (FSP-OP, MR13-OP[7]).  
Example: If the SDRAM was using FSP-OP[1] for training, then it will switch to FSP-OP[0] when CKE is driven HIGH.
4. Training values are not retained by the SDRAM, and must be written to the FSP-OP register set before returning to operation at the trained frequency.  
Example: VREF(ca) will return to the value programmed in the original set point.
5. When CKE is driven high the LPDDR4-SDRAM will revert to the FSP in operation when Command Bus Training mode was entered.

**Figure 109 — Exiting Command Bus Training Mode with Power Down Entry**

### Table 132 — Command Bus Training AC Timing

Parameter	Symbol	Min/ Max	Data Rate								Unit	Note
			533	1066	1600	2133	2667	3200	3733	4267		
Command Bus Training Timing												
Valid Clock Requirement after CKE Input low	tCKELCK	Min	Max(5ns, 5nCK)								-	
Data Setup for V <sub>REF</sub> Training Mode	tDStrain	Min	2								ns	
Data Hold for V <sub>REF</sub> Training Mode	tDHtrain	Min	2								ns	
Asynchronous Data Read	tADR	Max	20								ns	
CA Bus Training Command to CA Bus Training Command Delay	tCACD	Min	RU(tADR/tCK )								tCK	2
Valid Strobe Requirement before CKE Low	tDQSCKE	Min	10								ns	1
First CA Bus Training Command Following CKE Low	tCAENT	Min	250								ns	
V <sub>REF</sub> Step Time – multiple steps	tV <sub>REF</sub> CA_LONG	Max	250								ns	
V <sub>REF</sub> Step Time – one step	tV <sub>REF</sub> CA_SHORT	Max	80								ns	
Valid Clock Requirement before CS High	tCKPRECS	Min	2tck + tXP (tXP = max(7.5ns, 5nCK))								-	
Valid Clock Requirement after CS High	tCKPSTCS	Min	max(7.5ns, 5nCK))								-	
Minimum delay from CS to DQS toggle in command bus training	tCS_V <sub>REF</sub>	Min	2								tCK	
Minimum delay from CKE High to Strobe High Impedance	tCKEHDQS		10								ns	
Valid Clock Requirement before CKE Input High	tCKCKEH	Min	Max(1.75ns, 3nCK)								-	
CA Bus Training CKE High to DQ Tri-state	tMRZ	Min	1.5								ns	
ODT turn-on Latency from CKE	tCKELODTon	Min	20								ns	
ODT turn-off Latency from CKE	tCKELODToff	Min	20								ns	
Command Bus Training Timing												
Exit Command Bus Training Mode to next valid command delay	tXCBT_Short	Min	Max(5nCK, 200ns)								-	3
	tXCBT_Middle	Min	Max(5nCK, 200ns)								-	3
	tXCBT_Long	Min	Max(5nCK, 250ns)								-	3

**Table 132 — Command Bus Training AC Timing (Cont'd)**

Parameter	Symbol	Min/ Max	Data Rate								Unit	Note
			533	1066	1600	2133	2667	3200	3733	4267		
NOTE 1	DQS_t has to retain a low level during tDQSCKE period, as well as DQS_c has to retain a high level.											
NOTE 2	If tCADC is violated, the data for samples which violate tCADC will not be available, except for the last sample (where tCADC after this sample is met). Valid data for the last sample will be available after TADR.											
NOTE 3	Exit Command Bus Training Mode to next valid command delay Time depends on value of V <sub>REF</sub> (CA) setting: MR12 OP[5:0] and V <sub>REF</sub> (CA) Range: MR12 OP[6] of FSP-OP 0 and 1. The details are shown in Table 142. Additionally exit Command Bus Training Mode to next valid command delay Time may affect V <sub>REF</sub> (DQ) setting. Settling time of V <sub>REF</sub> (DQ) level is same as V <sub>REF</sub> (CA) level.											



#### 4.28.2 Command Bus Training for Byte (x8) mode

The LPDDR4-SDRAM command bus must be trained before enabling termination for high-frequency operation. LPDDR4 provides an internal VREF(ca) that defaults to a level suitable for un-terminated, low-frequency operation, but the VREF(ca) must be trained to achieve suitable receiver voltage margin for terminated, high-frequency operation. The training methodology described here centers the internal VREF(ca) in the CAdata eye and at the same time allows for timing adjustments of the CS and CA signals to meet setup/hold requirements. Because it can be difficult to capture commands prior to training the CA inputs, the training methodology described here uses a minimum of external commands to enter, train, and exit the Command Bus Training methodology.

**NOTE** Note: it is up to the system designer to determine what constitutes “low-frequency” and “high-frequency” based on the capabilities of the system. Low-frequency should then be defined as an operating frequency in which the system can reliably communicate with the SDRAM before Command Bus Training is executed.

The Byte mode LPDDR4-SDRAM (x8 2ch.) is supported two Command Bus Training (CBT) modes and their feature is as follows.

Mode1: DQ[6:0] only uses as output and VrefCA input procedure removes from CBT function of x16 2ch. device.

Mode2: The status (Input or Output) of DQ[6:0] is controlled by DQ[7] pin.

Above-mentioned CBT mode is selected by MRx [OPy].

The LPDDR4-SDRAM die has a bond-pad (ODT-CA) for multi-rank operation. In a multi-rank system, the terminating rank should be trained first, followed by the nonterminating rank(s). See Section 4.41, ODT, for more information.

The corresponding DQ pins in this definition depends on the package configuration. DQ0 becomes DQ8 in some cases, as well as DQ1 to DQ6.

##### 4.28.2.1 Training Mode 1

The LPDDR4-SDRAM uses Frequency Set-Points to enable multiple operating settings for the die. The LPDDR4-SDRAM defaults to FSP-OP[0] at power-up, which has the default settings to operate in un-terminated, low-frequency environments. Prior to training, the mode register settings should be configured by setting MR13 OP[6]=1B (FSP-WR[1]) and setting all other mode register bits including MR12 OP[6:0] (VREF(CA) Range and Setting) for FSP-OP[1] to the desired settings for high-frequency operation. Prior to entering Command Bus Training, the SDRAM will be operating from FSP-OP[x]. Upon Command Bus Training entry when CKE is driven LOW, the LPDDR4-SDRAM will automatically switch to the alternate FSP register set (FSP-OP[y]) and use the alternate register settings during training (See note 6 in Figure 106 for more information on FSP-OP register sets). Upon training exit when CKE is driven HIGH, the LPDDR4-SDRAM will automatically switch back to the original FSP register set (FSP-OP[x]), returning to the “known-good” state that was operating prior to training.

1. To set MRx OP[y] = 0: CBT Training Mode 1
2. To enter Command Bus Training mode, issue a MRW-1 command followed by a MRW-2 command to set MR13 OP[0]=1B (Command Bus Training Mode Enabled).
3. After time tMRD, CKE may be set LOW, causing the LPDDR4-SDRAM to switch from FSP-OP[x] to FSP-OP[y], and completing the entry into Command Bus Training mode.  
A status of DQS<sub>t</sub>, DQS<sub>c</sub>, DQ and DMI are as follows, and DQ ODT state will be followed Frequency Set Point function except output pins.
4. At time tCAENT later, LPDDR4 SDRAM can accept to input CA training pattern via CA bus.
5. To verify that the receiver has the correct VREF(ca) setting and to further train the CA eye relative to clock (CK), values latched at the receiver on the CA bus are asynchronously output to the DQ bus.
6. To exit Command Bus Training mode, drive CKE HIGH, and after time tXCBT issue the MRW-1 command followed by the MRW-2 command to set MR13 OP[0]=0B. After time tMRW the LPDDR4-SDRAM is ready for normal operation. After training exit the LPDDR4-SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training.

#### 4.28.2.1 Training Mode 1 (Cont'd)

Command Bus Training may be executed from IDLE or Self Refresh states. When executing CBT within the Self Refresh state, the SDRAM must not be in a power down state (i.e. CKE must be HIGH prior to training entry). Command Bus Training entry and exit is the same, regardless of the SDRAM state from which CBT is initiated.

##### 4.28.2.1.1 Training Sequence of mode 1 for single-rank systems

Note that an example shown here is assuming an initial low-frequency, non-terminating operating point, training a high-frequency, terminating operating point. **The green text is low-frequency, magenta text is high-frequency.** Any operating point may be trained from any known good operating point.

Reference Table 133.

1. Set MR13 OP[6]=1B to enable writing to Frequency Set Point 'y' (FSP-WR[y]) (or FSP-OP[x], See note).
2. Write FSP-WR[y] (or FSP-WR[x]) registers for all channels to set up high-frequency operating parameters including VREF(CA) Range and Setting.
3. Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode.
4. Drive CKE LOW, and change CK frequency to the high-frequency operating point.
5. Perform Command Bus Training (CS, and CA).
6. Exit training, a change CK frequency to the low-frequency operating point prior to driving CKE HIGH, then issue MRW-1 and MRW-2 commands. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
7. Issue MRW-1 and MRW-2 commands to switch to FSP-OP[y] (or FSP-OP[x]), to turn on termination, and change CK frequency to the high frequency operating point. At this point the Command Bus is trained and you may proceed to other training or normal operation.

NOTE Note: Repeat steps 1 through 2 (Table 133) until the proper VREFCA level is established.

**Table 133 — Command Bus Training Steps**

Step	1	2	3 (1)	4 (2)
Mode	Normal	CBT	Normal	CBT
Operation Frequency	Low	High	Low	High
FSP-OP	0	1	0	1
FSP-WR	1	1	1	1
Operation	VREFCA Range/Value Setting via MRW	Training Pattern Input then comparison between output Data and expected data.	VREFCA Range/Value Setting via MRW	Training Pattern Input then comparison between output Data and expected data.

#### 4.28.2.1.2 Training Sequence of mode 1 for multi-rank systems

Note that an example shown here is assuming an initial low-frequency operating point, training a high-frequency operating point. The **green text is low-frequency**, **magenta text is high-frequency**. Any operating point may be trained from any known good operating point.

1. Set MR13 OP[6]=1B to enable writing to Frequency Set Point 'y' (FSP-WR[y]) (or FSP-WR[x], See Note).
2. Write FSP-WR[y] (or FSP-WR[x]) registers for all channels and ranks to set up high frequency operating parameters including VREF(CA) Range and Setting.
3. Read MR0 OP[7] on all channels and ranks to determine which die are terminating, signified by MR0 OP[7]=1B.
4. Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode on the terminating rank.
5. Drive CKE LOW on the terminating rank (or all ranks), **and change CK frequency to the high-frequency operating point.**
6. Perform Command Bus Training on the terminating rank (CS, and CA).
7. **Exit training by driving CKE HIGH, change CK frequency to the low-frequency operating point, and issue MRW-1 and MRW-2 commands to write the trained values to FSP-WR[y] (or FSP-WR[x]). When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training.**
8. Issue MRW-1 and MRW-2 command to enter training mode on the non-terminating rank (but keep CKE HIGH)
9. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y] (or FSP-OP[x]), to turn on termination, **and change CK frequency to the high frequency operating point.**
10. **Drive CKE LOW on the non-terminating (or all) ranks. The non-terminating rank(s) will now be using FSP-OP[y] (or FSP-OP[x]).**
11. **Perform Command Bus Training on the non-terminating rank (CS, and CA).**
12. **Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[x] (or FSP-OP[y]) to turn off termination.**
13. **Exit training by driving CKE HIGH on the non-terminating rank, change CK frequency to the low-frequency operating point, and issue MRW-1 and MRW-2 commands. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training.**
14. Write the trained values to FSP-WR[y] (or FSP-WR[x]) by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
15. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y] (or FSP-OP[x]), to turn on termination, **and change CK frequency to the high frequency operating point. At this point the Command Bus is trained for both ranks and you may proceed to other training or normal operation.**

#### 4.28.2.1.3 Relation between CA input pin and DQ output pin for mode 1

The relation between CA input pin and DQ output pin is shown in Table 134.


**Table 134 — Mapping of CA Input pin and DQ Output pin**

	Mapping					
CA Number	CA5	CA4	CA3	CA2	CA1	CA0
DQ Number	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0

#### 4.28.2.1.4 Timing Diagram for mode 1

The basic Timing diagrams of Command Bus Training are shown in Figure 110 through Figure 112.

#### 4.28.2.1.4 Timing Diagram for mode 1 (Cont'd)



NOTES : 1. After tCKELCK clock can be stopped or frequency changed any time.

2. The input clock condition should be satisfied tCKPRECS and tCKPSTCS.

3. Continue to Drive CK and Hold CA & CS pins low until tCKELCK after CKE is low (which disables command decoding).


4. When CKE is driven LOW, the SDRAM will switch its FSP-OP registers to use the alternate (i.e. non-active) set. Example: If the SDRAM is currently using FSP-OP[0], then it will switch to FSP-OP[1] when CKE is driven LOW. All operating parameters should be written to the alternate mode registers before entering Command Bus Training to ensure that ODT settings, RL/WL/nWR setting, etc., are set to the correct values. If the alternate FSP-OP has ODT\_CA disabled then termination will not enable in CA Bus Training mode. If the ODT\_CA pad is bonded to Vss or floating, ODT\_CA termination will never enable for that die.

5. When CKE is driven low in Command Bus Training mode, the LPDDR4-SDRAM will change operation to the alternate FSP, i.e. non-active FSP programmed in the FSP-OP mode register.

/// DON'T CARE    >>> TIME BREAK

**Figure 110 — Entering Command Bus Training Mode and CA Training Pattern Input and Output**

#### 4.28.2.1.4 Timing Diagram for mode 1 (Cont'd)



NOTES : 1. CK must meet tCKCKEH before CKE is driven high.

When CKE is driven high the clock frequency must be returned to the original frequency (the frequency corresponding to the FSP at which Command Bus Training mode was entered)

2. CS and CA[5:0] must be Deselect (all low) tCKCKEH before CKE is driven high.

3. When CKE is driven high, the SDRAM's ODT\_CA will revert to the state/value defined by FSP-OP prior to Command Bus Training mode entry, i.e. the original frequency set point (FSP-OP, MR13-OP[7]).


Example: If the SDRAM was using FSP-OP[1] for training, then it will switch to FSP-OP[0] when CKE is driven HIGH.

4. When CKE is driven high the LPDDR4-SDRAM will revert to the FSP in operation when Command Bus Training mode was entered.

▨ DON'T CARE    ⏏ TIME BREAK

**Figure 111 — Exiting Command Bus Training Mode with Valid Command**

#### 4.28.2.1.4 Timing Diagram for mode 1 (Cont'd)



NOTES : 1. Clock can be stopped or frequency changed any time before tCKCKEH. CK must meet tCKCKEH before CKE is driven high.

When CKE is driven high the clock frequency must be returned to the original frequency (the frequency corresponding to the FSP at which Command Bus Training mode was entered)

2. CS and CA[5:0] must be Deselect (all low) tCKCKEH before CKE is driven high.

3. When CKE is driven high, the SDRAM's ODT\_CA will revert to the state/value defined by FSP-OP prior to Command Bus Training mode entry, i.e. the original frequency set point (FSP-OP, MR13-OP[7]).

Example: If the SDRAM was using FSP-OP[1] for training, then it will switch to FSP-OP[0] when CKE is driven HIGH.

4. When CKE is driven high the LPDDR4-SDRAM will revert to the FSP in operation when Command Bus Training mode was entered.

### Figure 112 — Exiting Command Bus Training Mode with Power Down Entry

The timing is provided in Table 135.

Parameter	Symbol	Min/ Max	Data Rate								Unit	Note
			533	1066	1600	2133	2667	3200	3733	4267		
Command Bus Training Timing												
Clock and Command Valid after CKE Low	tCKELCK	Min	max(7.5ns, 3nCK)								tCK	
Asynchronous Data Read	tADR	Max	20								ns	
CA Bus Training Command to CA Bus Training Command Delay	tCACD	Min	RU(tADR/tCK )								tCK	1
First CA Bus Training Command Following CKE Low	tCAENT	Min	250								ns	
Valid Clock Requirement before CS High	tCKPRECS	Min	2tck + tXP (tXP = max(7.5ns, 5nCK))								-	
Valid Clock Requirement after CS High	tCKPSTCS	Min	max(7.5ns, 5nCK))								-	
Clock and Command Valid before CKE High	tCKCKEH	Min	2								tCK	
CA Bus Training CKE High to DQ Tri-state	tMRZ	Min	1.5								ns	
ODT turn-on Latency from CKE	tCKELODTon	Min	20								ns	
ODT turn-off Latency from CKE	tCKELODToff	Min	20								ns	
Exit Command Bus Training Mode to next valid command delay	tXCBT_Short	Min	Max(5nCK, 200ns)								-	2
	tXCBT_Middle	Min	Max(5nCK, 200ns)								-	2
	tXCBT_Long	Min	Max(5nCK, 250ns)								-	2
NOTE 1 If tCACD is violated, the data for samples which violate tCACD will not be available, except for the last sample (where tCACD after this sample is met). Valid data for the last sample will be available after tADR.												
NOTE 2 Exit Command Bus Training Mode to next valid command delay Time depends on value of VREF(CA) setting: MR12 OP[5:0] and VREF(CA) Range: MR12 OP[6] of FSP-OP 0 and 1. The details are shown in Table 142. Additionally exit Command Bus Training Mode to next valid command delay Time may affect VREF(DQ) setting. Settling time of VREF(DQ) level is same as VREF(CA) level.												

#### 4.28.2.2 Training Mode 2

The LPDDR4-SDRAM uses Frequency Set-Points to enable multiple operating settings for the die. The LPDDR4-SDRAM defaults to FSP-OP[0] at power-up, which has the default settings to operate in untrained, low-frequency environments. Prior to training, the mode register settings should be configured by setting MR13 OP[6]=1B (FSP-WR[1]) and setting all other mode register bits for FSP-OP[1] to the desired settings for high-frequency operation. Prior to entering Command Bus Training, the SDRAM will be operating from FSP-OP[x]. Upon Command Bus Training entry when CKE is driven LOW, the LPDDR4-SDRAM will automatically switch to the alternate FSP register set (FSP-OP[y]) and use the alternate register settings during training (See note 6 in Figure 106 for more information on FSP-OP register sets). Upon training exit when CKE is driven HIGH, the LPDDR4-SDRAM will automatically switch back to the original FSP register set (FSP-OP[x]), returning to the “known-good” state that was operating prior to training. The training values for  $V_{\text{REFCA}}$  are not retained by the DRAM in FSP-OP[y] registers, and must be written to the registers after training exit.

1. To set MR12 OP[7] = 1: CBT Training Mode 2
2. To enter Command Bus Training mode, issue a MRW-1 command followed by a MRW-2 command to set MR13 OP[0]=1B (Command Bus Training Mode Enabled).
3. After time  $t_{\text{MRD}}$ , CKE may be set LOW, causing the LPDDR4-SDRAM to switch from FSP-OP[x] to FSP-OP[y], and completing the entry into Command Bus Training mode.  
A status of DQS<sub>t</sub>, DQS<sub>c</sub>, DQ and DMI are as follows, and ODT state of DQS<sub>t</sub>, DQS<sub>c</sub>, DQ and DMI will be followed by MR11 OP[2:0]: DQ ODT and MR13 OP[7]: FSP-OP except when pin is output or transition state.
  - DQS<sub>t</sub>, DQS<sub>c</sub> become input pins for capturing DQ[6:0] levels by its toggling. The ODT for the DQS<sub>t</sub>, DQS<sub>c</sub> is always enabled during CBT Mode 2. The DQS<sub>t</sub>, DQS<sub>c</sub> ODT use the value specified by MR11 OP[2:0]: DQ ODT and MR13 OP[7]: FSP-OP.
  - DQ[5:0] become input pins for setting  $V_{\text{REFCA}}$  Level during  $t_{\text{DStrain}} + t_{\text{DQSICYC}} + t_{\text{DHtrain}}$  period.
  - DQ[5:0] become output pins to feedback its capturing value via command bus by CS signal during  $t_{\text{ADVW}}$  period.
  - DQ[6] becomes a input pin for setting  $V_{\text{REFCA}}$  Range during  $t_{\text{DStrain}} + t_{\text{DQSICYC}} + t_{\text{DHtrain}}$  period.
  - DQ[6] becomes an output pin during  $t_{\text{ADVW}}$  period and the output data is meaningless.
  - DQ[7] becomes an output pin to indicate the meaningful data output by its toggling during  $t_{\text{ADVW}}$  period. The meaningful data is its capturing value via command bus by CS signal. DQ[7] status except  $t_{\text{ADVW}}$  period becomes input or disable, this state is vendor specific, as well as ODT behavior.
  - DMI become Input, output or disable, The DMI state is vendor specific.
4. At time  $t_{\text{CAENT}}$  later, LPDDR4 SDRAM can accept to change its  $V_{\text{REFCA}}$  Range and Value using input signals of DQS<sub>t</sub>, DQS<sub>c</sub> and DQ[6:0] from existing value that's setting via MR12 OP[6:0]. The mapping between MR12 OP code and DQs is shown in Table 136. At least one  $V_{\text{REFCA}}$  setting is required before proceed to next training steps.

**Table 136 — Mapping of CA Input pin and DQ Output pin**

MR12 OP Code	Mapping						
	OP6	OP5	OP4	OP3	OP2	OP1	OP0
DQ Number	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0

5. The new  $V_{\text{REFCA}}$  value must “settle” for time  $t_{\text{VREF\_LONG}}$  before attempting to latch CA information.
6. To verify that the receiver has the correct  $V_{\text{REFCA}}$  setting and to further train the CA eye relative to clock (CK), values latched at the receiver on the CA bus are asynchronously output to the DQ bus.
7. Command followed by the MRW-2 command to set MR13 OP[0]=0B. After time  $t_{\text{MRW}}$  the LPDDR4-SDRAM is ready for normal operation. After training exit the LPDDR4-SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training.



#### 4.28.2.2 Training Mode 2 (Cont'd)

Command Bus Training may be executed from IDLE or Self Refresh states. When executing CBT within the Self Refresh state, the SDRAM must not be a power down state (i.e. CKE must be HIGH prior to training entry). Command Bus Training entry and exit is the same, regardless of the SDRAM state from which CBT is initiated.

##### 4.28.2.2.1 Training Sequence of mode 2 for single-rank systems

Note that an example shown here is assuming an initial low-frequency, no-terminating operating point, training a high-frequency, terminating operating point. **The green text is low-frequency, magenta text is high-frequency.** Any operating point may be trained from any known good operating point. This example is assuming on the following condition. Frequency Set Point 'x' for low frequency operation and Frequency Set Point 'y' for High frequency operation.

1. Set MR13 OP[6]=1B to enable writing to Frequency Set Point 'y' (FSP-WR[y]).
2. Write FSP-WR[y] registers for all channels to set up high-frequency operating parameters.
3. Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode.
4. Drive CKE LOW, **then change CK frequency to the high-frequency operating point.**
5. **Perform Command Bus Training ( $V_{REFCA}$ , CS, and CA).**
6. **Exit training**, a change CK frequency to the low-frequency operating point prior to driving CKE HIGH, then issue MRW-1 and MRW-2 commands to exit Command Bus Training mode. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
7. Write the trained values to FSP-WR[y] by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
8. Issue MRW-1 and MRW-2 commands to switch to FSP-OP[y] to turn on termination, **and change CK frequency to the high frequency operating point. At this point the Command Bus is trained and you may proceed to other training or normal operation.**

##### 4.28.2.2.2 Training Sequence of mode 2 for multi-rank systems

Note that an example shown here is assuming an initial low-frequency operating point, training a high-frequency operating point. **The green text is low-frequency, magenta text is high-frequency.** Any operating point may be trained from any known good operating point. This example is assuming on the following condition. Frequency Set Point 'x' for low frequency operation and Frequency Set Point 'y' for High frequency operation.

1. Set MR13 OP[6]=1B to enable writing to Frequency Set Point 'y' (FSP-WR[y]).
2. Write FSP-WR[y] registers for all channels and ranks to set up high frequency operating parameters.
3. Read MR0 OP[7] on all channels and ranks to determine which die are terminating, signified by MR0 OP[7]=1B.
4. Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode on the terminating rank.
5. Drive CKE LOW on the terminating rank (or all ranks), **and change CK frequency to the high frequency operating point.**
6. **Perform Command Bus Training on the terminating rank ( $V_{REFCA}$ , CS, and CA).**
7. **Exit training by driving CKE HIGH**, change CK frequency to the low-frequency operating point, and issue MRW-1 and MRW-2 commands to exit Command Bus Training mode. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
8. Write the trained values to FSP-WR[y] by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
9. Issue MRW-1 and MRW-2 command to enter training mode on the non-terminating rank (but keep CKE HIGH).
10. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y], to turn on termination, **and change CK frequency to the high frequency operating point.**

**4.28.2.2.2 Training Sequence of mode 2 for multi-rank systems (Cont'd)**

11. Drive CKE LOW on the non-terminating (or all) ranks. The non-terminating rank(s) will now be using FSP-OP[y].
12. Perform Command Bus Training on the non-terminating rank ( $V_{REFCA}$ , CS, and CA).
13. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[x] to turn off termination.
14. Exit training by driving CKE HIGH on the non-terminating rank, change CK frequency to the low frequency operating point, and issue MRW-1 and MRW-2 commands to exit Command Bus Training mode. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
15. Write the trained values to FSP-WR[y] by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
16. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y], to turn on termination, and change CK frequency to the high frequency operating point. At this point the Command Bus is trained for both ranks and you may proceed to other training or normal operation.

**4.28.2.2.3 Relation between CA input pin and DQ output pin for mode 2**

The relation between CA input pin and DQ output pin is shown in Table 137.


**Table 137 — Mapping of CA Input pin and DQ Output pin**

	Mapping					
CA Number	CA5	CA4	CA3	CA2	CA1	CA0
DQ Number	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0

**4.28.2.2.4 Timing Diagram for mode 2**

The basic Timing diagrams of Command Bus Training are shown in Figure 113 through Figure 117.

#### 4.28.2.2.4 Timing Diagram for mode 2 (Cont'd)



NOTES : 1. After tCKELCK clock can be stopped or frequency changed any time.

2. The input clock condition should be satisfied tCKPRECS and tCKPSTCS.

3. Continue to Drive CK and Hold CS pins low until tCKELCK after CKE is low (which disables command decoding).

4. The DRAM may or may not capture the first rising/falling edge of DQS t/c due to an unstable first rising edge. At least 2 consecutive pulses of DQS signal input are required for every DQS input signal when capturing DQ[6:0] signals. The captured value of the DQ[6:0] signal level by each DQS edge is overwritten at any time. The DRAM updates its VREFca setting of MR12 temporary, after time tVREFca\_Long.

5. tvREFca\_Long may be reduced to tvREFca\_Middle or tvREFca\_Short. See Table XX for detail.

6. When CKE is driven LOW, the SDRAM will switch its FSP-OP registers to use the alternate (i.e. non-active) set. Example: If the SDRAM is currently using FSP-OP[0], then it will switch to FSP-OP[1] when CKE is driven LOW.


All operating parameters should be written to the alternate mode registers before entering Command Bus Training to ensure that ODT settings, RL/WL/nWR setting, etc., are set to the correct values.

If the alternate FSP-OP has ODT\_CA disabled then termination will not enable in CA Bus Training mode. If the ODT\_CA pad is bonded to Vss, ODT\_CA termination will never enable for that die.

7. When CKE is driven low in Command Bus Training mode, the LPDDR4-SDRAM will change operation to the alternate FSP, i.e. non-active FSP programmed in the FSP-OP mode register.


8. tDStrain + tDQSICYC + tDHtrain period on DQ7 become Input or disable, this state during CBT Mode 2 is vendor specific.

9. DMI become Input, output or disable, The DMI state during CBT Mode 2 is vendor specific.

 DON'T CARE     TIME BREAK

**Figure 113 — Entering Command Bus Training Mode and CA Training Pattern Input with VrefCA Value Update**


#### 4.28.2.2.4 Timing Diagram for mode 2 (Cont'd)



- NOTES :
1. The DRAM may or may not capture the first rising/falling edge of DQS  $t/c$  due to an unstable first rising edge. At least 2 consecutive pulses of DQS signal input are required for every DQS input signal when capturing DQ[6:0] signals. The captured value of the DQ[6:0] signal level by each DQS edge is overwritten at any time. The DRAM updates its VREFca setting of MR12 temporary, after time  $tVREFca\_Long$ .
  2.  $tVREFca\_Long$  may be reduced to  $tVREFca\_Middle$  or  $tVREFca\_Short$ . See Table XX for detail.
  3.  $tDStrain + tDQSICYC + tDHtrain$  period on DQ7 become Input or disable, this state during CBT Mode 2 is vendor specific.
  4. DMI become Input, output or disable, The DMI state during CBT Mode 2 is vendor specific.

Figure 114 — CA pattern Input/Output to Vref setting Input

4.28.2.2.4 Timing Diagram for mode 2 (Cont'd)




NOTES : 1. DMI become Input, output or disable, The DMI state during CBT Mode 2 is vendor specific.

▨ DON'T CARE    ≡ TIME BREAK

Figure 115 — Consecutive CA training pattern Input/Output

#### 4.28.2.2.4 Timing Diagram for mode 2 (Cont'd)



NOTES : 1. CK must meet  $t_{CKCKEH}$  before CKE is driven high.

When CKE is driven high the clock frequency must be returned to the original frequency (the frequency corresponding to the FSP at which Command Bus Training mode was entered)

2. CS and CA[5:0] must be all low  $t_{CKCKEH}$  before CKE is driven high.

3. CKE must be held low from when CS transitions high to when  $t_{CBTRTW}$  is satisfied. Exiting CBT mode is prohibited during this period.

4. When CKE is driven high, the SDRAM's ODT\_CA will revert to the state/value defined by FSP-OP prior to Command Bus Training mode entry, i.e. the original frequency set point (FSP-OP, MR13-OP[7]).

Example: If the SDRAM was using FSP-OP[1] for training, then it will switch to FSP-OP[0] when CKE is driven HIGH.

5. Training values are not retained by the SDRAM, and must be written to the FSP-OP register set before returning to operation at the trained frequency. Example: VREF(ca) will return to the value programmed in the original set point.

6. When CKE is driven high the LPDDR4-SDRAM will revert to the FSP in operation when Command Bus Training mode was entered.

7. DMI become Input, output or disable, The DMI state during CBT Mode 2 is vendor specific.

/// DON'T CARE    >>> TIME BREAK

Figure 116 — Exiting Command Bus Training Mode



The Timing is provided in Table 138.

Parameter	Symbol	Min/ Max	Data Rate								Unit	Note
			533	1066	1600	2133	2667	3200	3733	4267		
Command Bus Training Timing												
Valid Clock Requirement after CKE Input low	tCKELCK	Min	Max(5ns,5nCK)								ns	
Valid Clock Requirement before CS High	tCKPRECS	Min	2tCK + tXP (tXP = max(7.5ns, 5nCK))								-	
Valid Clock Requirement after CS High	tCKPSTCS	Min	max(7.5ns, 5nCK))								-	
Valid Strobe Requirement before CKE Low	tDQSCKE	Min	10								ns	1
First CA Bus Training Command Following CKE Low	tCAENT	Min	250								ns	
VREF Step Time - Long	tVREFCA_Long	Max	250								ns	2
VREF Step Time - Middle	tVREFCA_Middle	Max	200								ns	3
VREF Step Time - Short	tVREFCA_Short	Max	100								ns	4
Data Setup for Vref Training Mode	tDStrain	Min	2								ns	
Data Hold for Vref Training Mode	tDHtrain	Min	2								ns	
Asynchronous Data Read Valid Window	tADVW	Min	16								ns	
		Max	80								ns	
DQS Input period at CBT mode	tDQSICYC	Min	5								ns	
		Max	100								ns	
Asynchronous Data Read	tADR	Max	20								ns	
DQS_c high impedance time from CS High	tHZCBT	Min	0								ns	
Asynchronous Data Read to DQ7 toggle	tAD2DQ7	Min	3								ns	
		Max	10								ns	
DQ7sample hold time	tDQ7SH	Min	10								ns	
		Max	60								ns	
Asynchronous Data Read Pulse Width	tADSPW	Min	3								ns	
		Max	10								ns	
Hi-Z to asynchronous VrefCA valid data	tHZ2VREF	Min	Max(10ns, 5nCK)								-	
Read to Write Delay at CBT mode	tCBTRTW	Min	2								ns	
CA Bus Training Command to CA Bus Training Command Delay	tCACD	Min	Max(110ns, 4nCK)								-	



**Table 138 — Command Bus Training AC Timing Table for Mode 2 (Cont'd)**

Parameter	Symbol	Min/ Max	Data Rate								Unit	Note
			533	1066	1600	2133	2667	3200	3733	4267		
Command Bus Training Timing												
Minimum delay from CKE High to Strobe High Impedance	tCKEHDQS	Min	10								ns	
Clock and Command Valid before CKE High	tCKCKEH	Min	Max(1.75ns,3nCK)								-	
ODT turn-on Latency from CKE	tCKELODTon	Min Max	20								ns	
ODT turn-off Latency from CKE for ODT_CA	tCKELODToff	Min Max	20								ns	
ODT turn-off Latency from CKE for ODT_DQ and DQS	tCKEHODTOff	Min Max	20								ns	
ODT_DQ turn-off Latency from CS high during CB Training	tODTOffCBT	Max	20								ns	
ODT_DQ turn-on Latency from the end of Valid Data out	tODTonCBT	Max	Max(10ns, 5nCK)								-	
Exit Command Bus Training Mode to next valid command delay	tXCBT_Short	Min	Max(5nCK, 200ns)								-	5
	tXCBT_Middle	Min	Max(5nCK, 200ns)								-	5
	tXCBT_Long	Min	Max(5nCK, 250ns)								-	5
NOTE 1	DQS_t has to retain a low level during tDQSCKE period, as well as DQS_c has to retain a high level.											
NOTE 2	VREFCA_Long is the time including up to VREFmin to VREFmax or VREFmax to VREFmin change across the VREFDQ Range in VREF voltage.											
NOTE 3	VREF_Middle is at least 2 stepsizes increment/decrement change within the same VREFDQ range in VREF voltage.											
NOTE 4	VREF_Short is for a single stepsize increment/decrement change in VREF voltage.											
NOTE 5	Exit Command Bus Training Mode to next valid command delay Time depends on value of VREF(CA) setting: MR12 OP[5:0] and VREF(CA) Range: MR12 OP[6] of FSP-OP 0 and 1. The details are shown in Table 142. Additionally exit Command Bus Training Mode to next valid command delay Time may affect VREF(DQ) setting. Settling time of VREF(DQ) level is same as VREF(CA) level.											

## 4.29 Frequency Set Point

Frequency Set-Points allow the LPDDR4-SDRAM CA Bus to be switched between two differing operating frequencies, with changes in voltage swings and termination values, without ever being in an untrained state which could result in a loss of communication to the DRAM. This is accomplished by duplicating all CA Bus mode register parameters, as well as other mode register parameters commonly changed with operating frequency. These duplicated registers form two sets that use the same mode register addresses, with read/write access controlled by MR bit FSP-WR (Frequency Set-Point Write/Read) and the DRAM operating point controlled by another MR bit FSP-OP (Frequency Set-Point Operation). Changing the FSP-WR bit allows MR parameters to be changed for an alternate Frequency Set-Point without affecting the LPDDR4-SDRAM's current operation. Once all necessary parameters have been written to the alternate Set-Point, changing the FSP-OP bit will switch operation to use all of the new parameters simultaneously (within tFC), eliminating the possibility of a loss of communication that could be caused by a partial configuration change.

Parameters which have two physical registers controlled by FSP-WR and FSP-OP are shown in Table 139, with the exception as outlined in Note 1.

**Table 139 — Mode Register Function with two physical registers**

MR#	Operand	Function	Note
MR1	OP[2]	WR-PRE (WR Pre-amble Length)	1
	OP[3]	RD-PRE (RD Pre-amble Type)	
	OP[6:4]	nWR (Write-Recovery for Auto-Precharge commands)	
	OP[7]	PST (RD Post-Amble Length)	
MR2	OP[2:0]	RL (Read latency)	
	OP[5:3]	WL (Write latency)	
	OP[6]	WLS (Write Latency Set)	
MR3	OP[0]	PU-Cal (Pull-up Calibration Point)	2
	OP[1]	WR PST(WR Post-Amble Length)	
	OP[5:3]	PDDS (Pull-Down Drive Strength)	
	OP[6]	DBI-RD (DBI-Read Enable)	
	OP[7]	DBI-WR (DBI-Write Enable)	
MR11	OP[2:0]	DQ ODT (DQ Bus Receiver On-Die-Termination)	
	OP[6:4]	CA ODT (CA Bus Receiver On-Die-Termination)	
MR12	OP[5:0]	VREF(ca) (VREF(ca) Setting)	
	OP[6]	VR-CA (VREF(ca) Range)	
MR14	OP[5:0]	VREF(dq) (VREF(dq) Setting)	
	OP[6]	VR(dq) (VREF(dq) Range)	
MR22	OP[2:0]	SoC ODT (Controller ODT Value for VOH calibration)	
	OP[3]	ODTE-CK (CK ODT enable for non terminating rank)	
	OP[4]	ODTE-CS (CS ODT enable for non-terminating rank)	
	OP[5]	ODTD-CA (CA ODT termination disable)	
NOTE 1 Supporting the two physical registers for Burst Length: MR1 OP[1:0] is optional. Applications requiring support of both vendor options shall assure that both FSP-OP[0] and FSP-OP[1] are set to the same code. Refer to vendor data sheets for detail.			
NOTE 2 For dual channel devices, PU-CAL setting is required as the same value for both Ch.A and Ch.B before issuing ZQ Cal start command.			

See Mode Register Definition for more details.

**4.29 Frequency Set Point (Cont'd)**

Table 140 shows how the two mode registers for each of the parameters above can be modified by setting the appropriate FSP-WR value, and how device operation can be switched between operating points by setting the appropriate FSP-OP value. The FSP-WR and FSP-OP functions operate completely independently.

**Table 140 — Relation between MR Setting and DRAM Operation**

Function	MR# & Operand	Data	Operation	Note
FSP-WR	MR13 OP[6]	0 (Default)	Data write to Mode Register N for FSP-OP[0] by MRW Command. Data read from Mode Register N for FSP-OP[0] by MRR Command.	1
		1	Data write to Mode Register N for FSP-OP[1] by MRW Command. Data read from Mode Register N for FSP-OP[1] by MRR Command.	
FSP-OP	MR13 OP[7]	0 (Default)	DRAM operates with Mode Register N for FSP-OP[0] setting.	2
		1	DRAM operates with Mode Register N for FSP-OP[1] setting.	
NOTE 1 FSP-WR stands for Frequency Set Point Write/Read.				
NOTE 2 FSP-OP stands for Frequency Set Point Operating Point.				

4.29.1 Frequency set point update Timing

The Frequency set point update timing is shown in Figure 118 and Table 141. When changing the frequency set point via MR13 OP[7], the VRCG setting: MR13 OP[3] have to be changed into V<sub>REF</sub> Fast Response (high current) mode at the same time. After Frequency change time(t<sub>FC</sub>) is satisfied. VRCG can be changed into Normal Operation mode via MR13 OP[3].




Figure 118 — Frequency Set Point Switching Timing

## 4.29.1 Frequency set point update Timing (Cont'd)

Table 141 — AC Timing Table

Parameter	Symbol	Min/ Max	Data Rate								Unit	Note
			533	1066	1600	2133	2667	3200	3733	4267		
Frequency Set Point parameters												
Frequency Set Point Switching Time	tFC_Short	MIN	200								ns	1
	tFC_Middle	MIN	200								ns	1
	tFC_Long	MIN	250								ns	1
Valid Clock Requirement after Entering FSP Change	tCKFSPE	MIN	max(7.5ns, 4nCK)								-	
Valid Clock Requirement before 1st Valid Command after FSP change	tCKFSPX	MIN	max(7.5ns, 4nCK)								-	
NOTE 1 Frequency Set Point Switching Time depends on value of V <sub>REF</sub> (CA) setting: MR12 OP[5:0] and V <sub>REF</sub> (CA) Range: MR12 OP[6] of FSP-OP 0 and 1. The details are shown in Table 142. Additionally change of Frequency Set Point may affect V <sub>REF</sub> (DQ) setting. Settling time of V <sub>REF</sub> (DQ) level is same as V <sub>REF</sub> (CA) level.												

Table 142 — tFC value mapping

Application	Step Size		Range	
	From FSP -OP0	To FSP-OP1	From FSP -OP0	To FSP-OP1
tFC_Short	Base	A single step size increment/decrement	Base	No Change
tFC_Middle	Base	Two or more step size increment/decrement	Base	No Change
tFC_Long	-	-	Base	Change

NOTE 1 As well as change from FSP-OP1 to FSP-OP0.

Table 143 provides an example of tFC value mapping when FSP-OP moves from OP0 to OP1.


Table 143 — tFC value mapping example

Case	From/To	FSP-OP: MR13 OP[7]	V <sub>REF</sub> (CA) Setting: MR12: OP[5:0]	V <sub>REF</sub> (CA) Range: MR12 OP[6]	Application	Note
1	From	0	001100	0	tFC_Short	1
	To	1	001101	0		
2	From	0	001100	0	tFC_Middle	2
	To	1	001110	0		
3	From	0	Don't Care	0	tFC_Long	3
	To	1	Don't Care	1		

NOTE 1 A single step size increment/decrement for V<sub>REF</sub>(CA) Setting Value.NOTE 2 Two or more step size increment/decrement for V<sub>REF</sub>(CA) Setting Value.NOTE 3 V<sub>REF</sub>(CA) Range is changed. In this case changing V<sub>REF</sub>(CA) Setting doesn't affect tFC value.


#### 4.29.1 Frequency set point update Timing (Cont'd)

The LPDDR4-SDRAM defaults to FSP-OP[0] at power-up. Both Set-Points default to settings needed to operate in un-terminated, low-frequency environments. To enable the LPDDR4-SDRAM to operate at higher frequencies, Command Bus Training mode should be utilized to train the alternate Frequency Set-Point (Figure 119). See the section Command Bus Training for more details on this training mode.



**Figure 119 — Training Two Frequency Set-Points**


Once both Frequency Set-Points have been trained, switching between points can be performed by a single MRW followed by waiting for tFC (Figure 120).



**Figure 120 — Switching Between Two Trained Frequency Set-Points**

#### 4.29.1 Frequency set point update Timing (Cont'd)

Switching to a third (or more) Set-Point can be accomplished if the memory controller has stored the previously-trained values (in particular the  $V_{REF-CA}$  calibration value) and re-writes these to the alternate Set-Point before switching FSP-OP (Figure 121).



**Figure 121 — Switching to a Third Trained Frequency Set-Point**

### 4.30 Mode Register Write-WR Leveling Mode

To improve signal-integrity performance, the LPDDR4 SDRAM provides a write-leveling feature to compensate CK-to-DQS timing skew affecting timing parameters such as tDQSS, tDSS, and tDSH. The DRAM samples the clock state with the rising edge of DQS signals, and asynchronously feeds back to the memory controller. The memory controller references this feedback to adjust the clock-to-data strobe signal relationship for each DQS<sub>t</sub>/DQS<sub>c</sub> signal pair.

All data bits (DQ[7:0] for DQS<sub>t</sub>/DQS<sub>c</sub>[0], and DQ[15:8] for DQS<sub>t</sub>/DQS<sub>c</sub>[1]) carry the training feedback to the controller. Both DQS signals in each channel must be leveled independently. Write-leveling entry/exit is independent between channels for dual channel devices.

The LPDDR4 SDRAM enters into write-leveling mode when mode register MR2-OP[7] is set HIGH. When entering write-leveling mode, the state of the DQ pins is undefined. During write-leveling mode, only DESELECT commands are allowed, or a MRW command to exit the write-leveling operation. Depending on the absolute values of tDQSL and tDQSH in the application, the value of tDQSS may have to be better than the limits provided in the Write AC Timing Table<sup>1</sup> in order to satisfy the tDSS and tDSH specifications. Upon completion of the write-leveling operation, the DRAM exits from write-leveling mode when MR2-OP[7] is reset LOW.

Write Leveling should be performed before Write Training (DQS2DQ Training).

NOTE NOTE 1 As of publication of this document, under discussion by the formulating committee.

#### 4.30.1 Write Leveling Procedure

1. Enter into Write-leveling mode by setting MR2-OP[7]=1.
2. Once entered into Write-leveling mode, DQS<sub>t</sub> must be driven LOW and DQS<sub>c</sub> HIGH after a delay of tWLDQSEN.
3. Wait for a time tWLMRD before providing the first DQS signal input. The delay time tWLMRD(MAX) is controller dependent.
4. DRAM may or may not capture first rising edge of DQS<sub>t</sub> due to an unstable first rising edge. Hence provide at least consecutive 2 pulses of DQS signal input is required in every DQS input signal during Write Training Mode.  
The captured clock level by each DQS edges are overwritten at any time and the DRAM provides asynchronous feedback on all the DQ bits after time tWLO.
5. The feedback provided by the DRAM is referenced by the controller to increment or decrement the DQS<sub>t</sub> and/or DQS<sub>c</sub> delay settings.
6. Repeat step 4 through step 5 until the proper DQS<sub>t</sub>/DQS<sub>c</sub> delay is established.
7. Exit from Write-leveling mode by setting MR2-OP[7]=0.



4.30.1 Write Leveling Procedure

A Write Leveling timing example is shown in Figure 122, and Figure 123.




Figure 122 — Write Leveling Timing,  $t_{DQSL}(\max)$





Figure 123 — Write Leveling Timing,  $t_{DQSL}(\min)$

### 4.30.2 Input Clock Frequency Stop and Change

The input clock frequency can be stopped or changed from one stable clock rate to another stable clock rate during Write Leveling mode.

The Frequency stop or change timing is shown in Figure 124.

The timing parameters are provided in Table 144.



**Figure 124 — Clock Stop and Timing during Write Leveling**

**Table 144 — Write Leveling Timing Parameters**

Parameter	Symbol	Min/Max	Value	Units	Notes
DQS <sub>t</sub> /DQS <sub>c</sub> delay after write leveling mode is programmed	tWLDQSEN	Min	20	tCK	
		Max	-		
Write preamble for Write Leveling	tWLWPRE	Min	20	tCK	
		Max	-		
First DQS <sub>t</sub> /DQS <sub>c</sub> edge after write leveling mode is programmed	tWLMRD	Min	40	tCK	
		Max	-		
Write leveling output delay	tWLO	Min	0	ns	
		Max	20		
Mode register set command delay	tMRD	Min	max(14ns, 10nCK)	ns	
		Max	-		
Valid Clock Requirement before DQS Toggle	tCKPRDQS	Min	max(7.5ns, 4nCK)	-	
		Max	-		
Valid Clock Requirement after DQS Toggle	tCKPSTDQS	Min	max(7.5ns, 4nCK)	-	
		Max	-		

### 4.30.3 Write Leveling Setup and Hold Time


The timing parameters are shown in Table 145.

**Table 145 — Write Leveling Setup and Hold Time**

Parameter	Symbol	Min/Max	Data Rate				Unit
			1600	2400	3200	4266	
Write Leveling Parameters							
Write leveling hold time	tWLH	MIN	150	100	75	50	ps
Write leveling setup time	tWLS	MIN	150	100	75	50	ps
Write leveling input valid window	tWLIVW	MIN	240	160	120	90	ps
NOTE 1	In addition to the traditional setup and hold time specifications above, there is value in a input valid window based specification for write-leveling training. As the training is based on each device, worst case process skews for setup and hold do not make sense to close timing between CK and DQS.						
NOTE 2	tWLIVW is defined in a similar manner to tdlVW_Total, except that here it is a DQS input valid window with respect to CK. This would need to account for all VT (voltage and temperature) drift terms between CK and DQS within the DRAM that affect the write-leveling input valid window.						

The DQS input mask for timing with respect to CK is shown in Figure 125. The "total" mask (tWLIVW) defines the time the input signal must not encroach in order for the DQS input to be successfully captured by CK with a BER of lower than tbd. The mask is a receiver property and it is not the valid data-eye.

DQS\_t/DQS\_c and CK\_t/CK\_c at DRAM Latch



**Figure 125 — DQS\_t/DQS\_c to CK\_t/CK\_c timings at the DRAM pins referenced from the internal latch**

### 4.31 RD DQ Calibration

#### 4.31.1 RD DQ Calibration for x16 mode

LPDDR4 devices feature a RD DQ Calibration training function that outputs a 16-bit user-defined pattern on the DQ pins. RD DQ Calibration is initiated by issuing a MPC-1 [RD DQ Calibration] command followed by a CAS-2 command, cause the LPDDR4-SDRAM to drive the contents of MR32 followed by the contents of MR40 on each of DQ[15:0] and DMI[1:0]. The pattern can be inverted on selected DQ pins according to user-defined invert masks written to MR15 and MR20.

##### 4.31.1.1 RD DQ Calibration Training Procedure

Reference Figure 126 and Figure 127.

The procedure for executing RD DQ Calibration is:

- Issue MRW commands to write MR32 (first eight bits), MR40 (second eight bits), MR15 (eight-bit invert mask for byte 0), and MR20 (eight-bit invert mask for byte 1).
- Optionally this step could be skipped to use the default patterns
  - MR32 default = 5Ah
  - MR40 default = 3Ch
  - MR15 default = 55h
  - MR20 default = 55h
- Issue an MPC-1 [RD DQ Calibration] command followed immediately by a CAS-2 command.
- Each time an MPC-1 [RD DQ Calibration] command followed by a CAS-2 is received by the LPDDR4 SDRAM, a 16-bit data burst will, after the currently set RL, drive the eight bits programmed in MR32 followed by the eight bits programmed in MR40 on all I/O pins.
- The data pattern will be inverted for I/O pins with a '1' programmed in the corresponding invert mask mode register bit (see Table 146).
- Note that the pattern is driven on the DMI pins, but no data bus inversion function is enabled, even if Read DBI is enabled in the DRAM mode register.
- The MPC-1 [RD DQ Calibration] command can be issued every tCCD seamlessly, and tRTRRD delay is required between Array Read command and the MPC-1 [RD DQ Calibration] command as well the delay required between the MPC-1 [RD DQ Calibration] command and an array read.
- The operands received with the CAS-2 command must be driven LOW.
- DQ Read Training can be performed with any or no banks active, during Refresh, or during SREF with CKE high.


**Table 146 — Invert Mask Assignments**

DQ Pin	0	1	2	3	DMI0	4	5	6	7
MR15 bit	0	1	2	3	N/A	4	5	6	7

DQ Pin	8	9	10	11	DMI1	12	13	14	15
MR20 bit	0	1	2	3	N/A	4	5	6	7

#### 4.31.1.1 RD DQ Calibration Training Procedure (Cont'd)



NOTES : 1. Read-1 to MPC [RD DQ Calibration] Operation is shown as an example of command-to-command timing.

Timing from Read-1 to MPC [RD DQ Calibration] command is tRTRRD.

2. MPC [RD DQ Calibration] uses the same command-to-data timing relationship (RL, tDQSCK, tDQSQ) as a Read-1 command.


3. BL = 16, Read Preamble: Toggle, Read Postamble: 0.5nCK.

4. DES commands are shown for ease of illustration; other commands may be valid at these times.

/// DONT CARE    >>> TIME BREAK

**Figure 126 — DQ Read Training Timing: Read to Read DQ Calibration**

#### 4.31.1.1 RD DQ Calibration Training Procedure (Cont'd)



- NOTES : 1. MPC [RD DQ Calibration] to MPC [RD DQ Calibration] Operation is shown as an example of command-to-command timing.  
2. MPC [RD DQ Calibration] to Read-1 Operation is shown as an example of command-to-command timing.  
3. MPC [RD DQ Calibration] uses the same command-to-data timing relationship (RL, tDQSCK, tDQSQ) as a Read-1 command.  
4. Seamless MPC [RD DQ Calibration] commands may be executed by repeating the command every tCCD time.  
5. Timing from MPC [RD DQ Calibration] command to Read-1 is tRTRRD.  
6. BL = 16, Read Preamble: Toggle, Read Postamble: 0.5nCK.  
7. DES commands are shown for ease of illustration; other commands may be valid at these times.

 DON'T CARE  TIME BREAK

**Figure 127 — DQ Read Training Timing: Read DQ Cal. to Read DQ Cal. / Read**

**4.31.1.2 DQ Read Training Example**

An example of DQ Read Training output is shown in Table 147. This shows the 16-bit data pattern that will be driven on each DQ in byte 0 when one DQ Read Training command is executed. This output assumes the following mode register values are used:

- MR32 = 1CH
- MR40 = 59H
- MR15 = 55H
- MR20 = 55H

**Table 147 — DQ Read Calibration Bit Ordering and Inversion Example**

Pin	Invert	Bit Sequence →															
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DQ0	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ1	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ2	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ3	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DMI0	Never	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ4	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ5	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ6	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ7	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ8	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ9	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ10	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ11	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DMI1	Never	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ12	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ13	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ14	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ15	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0

NOTE 1 The patterns contained in MR32 and MR40 are transmitted on DQ[15:0] and DMI[1:0] when RD DQ Calibration is initiated via a MPC-1 [RD DQ Calibration] command. The pattern transmitted serially on each data lane, organized "little endian" such that the low-order bit in a byte is transmitted first. If the data pattern is 27H, then the first bit transmitted will be a '1', followed by '1', '1', '0', '0', '1', '0', and '0'. The bit stream will be 00100111 →.

NOTE 2 MR15 and MR20 may be used to invert the MR32/MR40 data pattern on the DQ pins. See MR15 and MR20 for more information. Data is never inverted on the DMI[1:0] pins.

NOTE 3 DMI [1:0] outputs status follows Table 148.

NOTE 4 No Data Bus Inversion (DBI) function is enacted during RD DQ Calibration, even if DBI is enabled in MR3-OP[6].


#### 4.31.1.2 DQ Read Training Example (Cont'd)

**Table 148 — MR Setting vs. DMI Status**

DM Function MR13 OP[5]	Write DBI <sub>dc</sub> Function MR3 OP[7]	Read DBI <sub>dc</sub> Function MR3 OP[6]	DMI Status
1: Disable	0: Disable	0: Disable	Hi-Z
1: Disable	1: Enable	0: Disable	The data pattern is transmitted
1: Disable	0: Disable	1: Enable	The data pattern is transmitted
1: Disable	1: Enable	1: Enable	The data pattern is transmitted
0: Enable	0: Disable	0: Disable	The data pattern is transmitted
0: Enable	1: Enable	0: Disable	The data pattern is transmitted
0: Enable	0: Disable	1: Enable	The data pattern is transmitted
0: Enable	1: Enable	1: Enable	The data pattern is transmitted

#### 4.31.1.3 MPC of Read DQ Calibration after Power-Down Exit

Following the power-down state, an additional time, t<sub>MRRI</sub>, is required prior to issuing the MPC of Read DQ Calibration command (Figure 128). This additional time (equivalent to t<sub>RCD</sub>) is required in order to be able to maximize power-down current savings by allowing more power-up time for the Read DQ data in MR32 and MR40 data path after exit from standby, power-down mode.



**Figure 128 — MPC Read DQ Calibration Following Power-Down State**



### 4.31.2 RD DQ Calibration for Byte (x8) mode

LPDDR4 devices feature a RD DQ Calibration training function that outputs a 8-bit user-defined pattern on the DQ pins. RD DQ Calibration is initiated by issuing a MPC-1 [RD DQ Calibration] command followed by a CAS-2 command, cause the LPDDR4-SDRAM to drive the contents of MR32 followed by the contents of MR40 on each of DQ[7:0] and DMI[0]. The pattern can be inverted on selected DQ pins according to user-defined invert masks written to MR15 and MR20.

#### 4.31.2.1 RD DQ Calibration Training Procedure

The procedure for executing RD DQ Calibration is:

Issue MRW commands to write MR32 (first eight bits), MR40 (second eight bits), MR15 (eight-bit invert mask for byte 0 : DQ[7:0] ) and MR20 (eight-bit invert mask for byte 1 : DQ[15:8] )

- • Optionally this step could be skipped to use the default patterns
  - - MR32 default = 5Ah
  - - MR40 default = 3Ch
  - - MR15 default = 55h
  - - MR20 default = 55h
- • Issue an MPC-1 [RD DQ Calibration] command followed immediately by a CAS-2 command
  - • Each time an MPC-1 [RD DQ Calibration] command followed by a CAS-2 is received by the LPDDR4 SDRAM, a 16-bit data burst will, after the currently set RL, drive the eight bits programmed in MR32 followed by the eight bits programmed in MR40 on all I/O pins.
  - • The data pattern will be inverted for I/O pins with a '1' programmed in the corresponding invert mask mode register bit (see Table 149).
  - • Note that the pattern is driven on the DMI pins, but no data bus inversion function is enabled, even if Read DBI is enabled in the DRAM mode register.
  - • This command can be issued every tCCD seamlessly, and can be issued seamlessly with array Read commands.
  - • The operands received with the CAS-2 command must be driven LOW.
- • DQ Read Training can be performed with any or no banks active, during Refresh, or during SREF with CKE high.

**Table 149 — Invert Mask Assignments**

DQ Pin	0	1	2	3	DMI0	4	5	6	7
MR15 bit	0	1	2	3	N/A	4	5	6	7

DQ Pin	8	9	10	11	DMI1	12	13	14	15
MR20 bit	0	1	2	3	N/A	4	5	6	7

NOTE 4 No Data Bus Inversion (DBI) function is enacted during RD DQ Calibration, even if DBI is enabled in MR3 OP[6].

### 4.32 DQS-DQ Training

The LPDDR4-SDRAM uses an un-matched DQS-DQ path to enable high speed performance and save power in the DRAM. As a result, the DQS strobe must be trained to arrive at the DQ latch center-aligned with the Data eye. The SDRAM DQ receiver is located at the DQ pad, and has a shorter internal delay in the SDRAM than does the DQS signal. The SDRAM DQ receiver will latch the data present on the DQ bus when DQS reaches the latch, and training is accomplished by delaying the DQ signals relative to DQS such that the Data eye arrives at the receiver latch centered on the DQS transition.

Two modes of training are available in LPDDR4:

- Command-based FIFO WR/RD with user patterns
- A internal DQS clock-tree oscillator, to determine the need for, and the magnitude of, required training.

The command-based FIFO WR/RD uses the MPC command with operands to enable this special mode of operation. When issuing the MPC command, if OP6 is set LOW then the DRAM will perform a NOP command. When OP6 is set HIGH, then OP5:0 enable training functions or are reserved for future use (RFU). MPC commands that initiate a Read FIFO, READ DQ Calibration or Write FIFO to the SDRAM must be followed immediately by a CAS-2 command. See 4.35, "Multi-Purpose Command (MPC) Definition" for more information.

To perform Write Training, the controller can issue a MPC [Write DQ FIFO] command with OP[6:0] set as described in the MPC Definition section, followed immediately by a CAS-2 command (CAS-2 operands should be driven LOW) to initiate a Write DQ FIFO. Timings for MPC [Write DQ FIFO] are identical to a Write command, with WL (Write Latency) timed from the 2nd rising clock edge of the CAS-2 command. Up to 5 consecutive MPC [Write DQ FIFO] commands with user defined patterns may be issued to the SDRAM to store up to 80 values (BL16 x5) per pin that can be read back via the MPC [Read DQ FIFO] command. Write/Read FIFO Pointer operation is described later in this section.

After writing data to the SDRAM with the MPC [Write DQ FIFO] command, the data can be read back with the MPC [Read DQ FIFO] command and results compared with "expect" data to see if further training (DQ delay) is needed. MPC [Read DQ FIFO] is initiated by issuing a MPC command with OP[6:0] set as described in the MPC Definition section, followed immediately by a CAS-2 command (CAS-2 operands must be driven LOW). Timings for the MPC [Read DQ FIFO] command are identical to a Read command, with RL (Read Latency) timed from the 2nd rising clock edge of the CAS-2 command.

Read DQ FIFO is non-destructive to the data captured in the FIFO, so data may be read continuously until it is either overwritten by a Write DQ FIFO command or disturbed by CKE LOW or any of the following commands; Write, Masked Write, Read, Read DQ Calibration and a MRR. If fewer than 5 Write DQ FIFO commands were executed, then unwritten registers will have un-defined (but valid) data when read back.

The following command about MRW is only allowed from MPC [Write DQ FIFO] command to MPC [Read DQ FIFO].

Allowing MRW command is for OP[7]:FSP-OP, OP[6]:FSP-WR and OP[3]:VRCG of MR13 and MR14. And the rest of MRW command is prohibited.

For example: If 5 Write DQ FIFO commands are executed sequentially, then a series of Read DQ FIFO commands will read valid data from FIFO[0], FIFO[1]....FIFO[4], and will then wrap back to FIFO[0] on the next Read DQ FIFO.

On the other hand, if fewer than 5 Write DQ FIFO commands are executed sequentially (example=3), then a series of Read DQ FIFO commands will return valid data for FIFO[0], FIFO[1], and FIFO[2], but the next two Read DQ FIFO commands will return un-defined data for FIFO[3] and FIFO[4] before wrapping back to the valid data in FIFO[0].

#### 4.32.1 FIFO Pointer Reset and Synchronism

(Reference Figure 129 through Figure 133 and Table 151.)

The Read and Write DQ FIFO pointers are reset under the following conditions:

- • Power-up initialization
- • RESET\_n asserted
- • Power-down entry
- • Self Refresh Power-Down entry

The MPC [Write DQ FIFO] command advances the WR-FIFO pointer, and the MPC [Read DQ FIFO] advances the RD-FIFO pointer. Also any normal (non-FIFO) Read Operation (RD, RDA) advances both WR-FIFO pointer and RD-FIFO pointer. Issuing (non-FIFO) Read Operation command is inhibited during Write training period. To keep the pointers aligned, the SoC memory controller must adhere to the following restriction at the end of Write training period:

- $b = a + (n \times c)$

Where:


'a' is the number of MPC [Write DQ FIFO] commands

'b' is the number of MPC [Read DQ FIFO] commands

'c' is the FIFO depth (=5 for LPDDR4)

'n' is a positive integer,  $\geq 0$


#### 4.32.1 FIFO Pointer Reset and Synchronism (Cont'd)



- NOTES :
1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.
  2. Write-1 to MPC is shown as an example of command-to-command timing for MPC. Timing from Write-1 to MPC [WR-FIFO] is  $t_{WRWTR}$ .
  3. Seamless MPC [WR-FIFO] commands may be executed by repeating the command every  $t_{CCD}$  time.
  4. MPC [WR-FIFO] uses the same command-to-data timing relationship (WL,  $t_{DQSS}$ ,  $t_{DQS2DQ}$ ) as a Write-1 command.
  5. A maximum of 5 MPC [WR-FIFO] commands may be executed consecutively without corrupting FIFO data.  
The 6th MPC [WR-FIFO] command will overwrite the FIFO data from the first command. If fewer than 5 MPC [WR-FIFO] commands are executed, then the remaining FIFO locations will contain undefined data.
  6. For the CAS-2 command following a MPC command, the CAS-2 operands must be driven "LOW."
  7. To avoid corrupting the FIFO contents, MPC [RD-FIFO] must immediately follow MPC [WR-FIFO]/CAS-2 without any other command disturbing FIFO pointers in-between. FIFO pointers are disturbed by CKE Low, Write, Masked Write, Read, Read DQ Calibration and MRR.
  8. BL = 16, Write Postamble =  $0.5nCK$
  9. DES commands are shown for ease of illustration; other commands may be valid at these times.

Figure 129 — Write to MPC [Write FIFO] Operation Timing


#### 4.32.1 FIFO Pointer Reset and Synchronism (Cont'd)



- NOTES :
1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.
  2. MPC [WR-FIFO] to MPC [RD-FIFO] is shown as an example of command-to-command timing for MPC.  
Timing from MPC [WR-FIFO] to MPC [RD-FIFO] is specified in the command-to-command timing table.
  3. Seamless MPC [RD-FIFO] commands may be executed by repeating the command every tCCD time.
  4. MPC [RD-FIFO] uses the same command-to-data timing relationship (RL, tDQSCK, tDQSQ) as a Read-1 command.
  5. Data may be continuously read from the FIFO without any data corruption. After 5 MPC [RD-FIFO] commands the FIFO pointer will wrap back to the 1st FIFO and continue advancing. If fewer than 5 MPC [WR-FIFO] commands were executed, then the MPC [RD-FIFO] commands to those FIFO locations will return undefined data. See the Write Training section for more information on the FIFO pointer behavior.
  6. For the CAS-2 command immediately following a MPC command, the CAS-2 operands must be driven "LOW."
  7. DMI[1:0] signals will be driven if any of WR-DBI, RD-DBI, or DM is enabled in the mode registers. See Write Training section for more information on DMI behavior.
  8. BL = 16, Write Postamble = 0.5nCK, Read Preamble: Toggle, Read Postamble: 0.5nCK
  9. DES commands are shown for ease of illustration; other commands may be valid at these times.

### Figure 130 — MPC [Write FIFO] to MPC [Read FIFO] Timing


#### 4.32.1 FIFO Pointer Reset and Synchronism (Cont'd)



- NOTES :
1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.
  2. MPC [RD-FIFO] to Read-1 Operation is shown as an example of command-to-command timing for MPC. Timing from MPC [RD-FIFO] command to Read is tRTRRD.
  3. Seamless MPC [RD-FIFO] commands may be executed by repeating the command every tCCD time.
  4. MPC [RD-FIFO] uses the same command-to-data timing relationship (RL, tDQSCK, tDQSQ) as a Read-1 command.
  5. Data may be continuously read from the FIFO without any data corruption. After 5 MPC [RD-FIFO] commands the FIFO pointer will wrap back to the 1st FIFO and continue advancing. If fewer than 5 MPC [WR-FIFO] commands were executed, then the MPC [RD-FIFO] commands to those FIFO locations will return undefined data. See the Write Training section for more information on the FIFO pointer behavior.
  6. For the CAS-2 command immediately following a MPC command, the CAS-2 operands must be driven "LOW."
  7. DMI[1:0] signals will be driven if any of WR-DBI, RD-DBI, or DM is enabled in the mode registers. See Write Training section for more information on DMI behavior.
  8. BL = 16, Read Preamble: Toggle, Read Postamble: 0.5nCK
  9. DES commands are shown for ease of illustration; other commands may be valid at these times.

Figure 131 — MPC [Read FIFO] to Read Timing

#### 4.32.1 FIFO Pointer Reset and Synchronism (Cont'd)



**Note**

1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.
2. MPC [WR-FIFO] uses the same command-to-data/ODT timing relationship (WL, tDQSS, tDQS2DQ, ODTLon, ODTLoff, tODTon, tODToff) as a Write-1 command.
3. For the CAS-2 command immediately following a MPC command, the CAS-2 operands must be driven "LOW."
4. BL = 16, Write Postamble = 0.5nCK
5. DES commands are shown for ease of illustration; other commands may be valid at these times.

DON'T CARE TIME BREAK

**Figure 132 — MPC [Write FIFO] with DQ ODT Timing**



4.32.1 FIFO Pointer Reset and Synchronism (Cont'd)




Figure 133 — Power Down Exit to MPC [Write FIFO] Timing

Table 151 — MPC [Write FIFO] AC Timing

Parameter	Symbol	Min/Max	Data Rate	Unit	Note
<b>MPC Write FIFO Timing</b>					
Additional time after tXP has expired until MPC [Write FIFO] command may be issued	tMPCWR	Min	tRCD + 3nCK		

### 4.33 DQS Interval Oscillator

As voltage and temperature change on the SDRAM die, the DQS clock tree delay will shift and may require re-training. The LPDDR4-SDRAM includes an internal DQS clock-tree oscillator to measure the amount of delay over a given time interval (determined by the controller), allowing the controller to compare the trained delay value to the delay value seen at a later time. The DQS Oscillator will provide the controller with important information regarding the need to re-train, and the magnitude of potential error.

The DQS Interval Oscillator is started by issuing a MPC [Start DQS Osc] command with OP[6:0] set as described in the MPC Operation section, which will start an internal ring oscillator that counts the number of time a signal propagates through a copy of the DQS clock tree.

The DQS Oscillator may be stopped by issuing a MPC [Stop DQS Osc] command with OP[6:0] set as described in the MPC Operation section, or the controller may instruct the SDRAM to count for a specific number of clocks and then stop automatically (See MR23 for more information). If MR23 is set to automatically stop the DQS Oscillator, then the MPC [Stop DQS Osc] command should not be used (illegal). When the DQS Oscillator is stopped by either method, the result of the oscillator counter is automatically stored in MR18 and MR19.

The controller may adjust the accuracy of the result by running the DQS Interval Oscillator for shorter (less accurate) or longer (more accurate) duration. The accuracy of the result for a given temperature and voltage is determined by the following equation:

$$\text{DQS Oscillator Granularity Error} = \frac{2 * (\text{DQS delay})}{\text{Run Time}}$$

Where:

Run Time = total time between start and stop commands

DQS delay = the value of the DQS clock tree delay (tDQS2DQ min/max)

Additional matching error must be included, which is the difference between DQS training circuit and the actual DQS clock tree across voltage and temperature. The matching error is vendor specific.

Therefore, the total accuracy of the DQS Oscillator counter is given by:

$$\text{DQS Oscillator Accuracy} = 1 - \text{Granularity Error} - \text{Matching Error}$$

**4.33 DQS Interval Oscillator (Cont'd)**

**Example:** If the total time between start and stop commands is 100ns, and the maximum DQS clock tree delay is 800ps (tDQS2DQ max), then the DQS Oscillator Granularity Error is:

$$\text{DQS Oscillator Granularity Error} = \frac{2 * (0.8ns)}{100ns} = 1.6\%$$

This equates to a granularity timing error of 12.8ps.

Assuming a circuit Matching Error of 5.5ps across voltage and temperature, then the accuracy is:

$$\text{DQS Oscillator Accuracy} = 1 - \frac{12.8 + 5.5}{800} = 97.7\%$$

**Example:** Running the DQS Oscillator for a longer period improves the accuracy. If the total time between start and stop commands is 500ns, and the maximum DQS clock tree delay is 800ps (tDQS2DQ max), then the DQS Oscillator Granularity Error is:

$$\text{DQS Oscillator Granularity Error} = \frac{2 * (0.8ns)}{500ns} = 0.32\%$$

This equates to a granularity timing error or 2.56ps.

Assuming a circuit Matching Error of 5.5ps across voltage and temperature, then the accuracy is:

$$\text{DQS Oscillator Accuracy} = 1 - \frac{2.56 + 5.5}{800} = 99.0\%$$

The result of the DQS Interval Oscillator is defined as the number of DQS Clock Tree Delays that can be counted within the “run time,” determined by the controller. The result is stored in MR18-OP[7:0] and MR19-OP[7:0]. MR18 contains the least significant bits (LSB) of the result, and MR19 contains the most significant bits (MSB) of the result. MR18 and MR19 are overwritten by the SDRAM when a MPC-1 [Stop DQS Osc] command is received. The SDRAM counter will count to its maximum value (=2<sup>16</sup>) and stop. If the maximum value is read from the mode registers, then the memory controller must assume that the counter overflowed the register and discard the result. The longest “run time” for the oscillator that will not overflow the counter registers can be calculated as follows:

$$\text{Longest Run Time Interval} = 2^{16} * tDQS2DQ(min) = 2^{16} * 0.2ns = 13.1us$$

#### 4.33.1 Interval Oscillator matching error

The interval oscillator matching error is defined as the difference between the DQS training ckt (interval oscillator) and the actual DQS clock tree across voltage and temperature.

- Parameters:
  - $t_{DQS2DQ}$ : Actual DQS clock tree delay
  - $t_{DQSOSC}$ : Training ckt(interval oscillator) delay
  - $OSC_{Offset}$ : Average delay difference over voltage and temp (shown in Figure 134)
  - $OSC_{Match}$ : DQS oscillator matching error (Table 152)




Figure 134 — Interval oscillator offset  $OSC_{Offset}$

- $OSC_{Match}$  :

$$OSC_{Match} = [t_{DQS2DQ}(V,T) - t_{DQSOSC}(V,T) - OSC_{offset}]$$

- $t_{DQSOSC}$ :

$$t_{DQSOSC}(V,T) = \frac{Runtime}{2 * Count}$$

## 4.33.1 Interval Oscillator matching error (Cont'd)

Table 152 — DQS Oscillator Matching Error Specification

Parameter	Symbol	Min	Max	Units	Notes
DQS Oscillator Matching Error	$OSC_{Match}$	-20	20	ps	1,2,3,4,5,6,7
DQS Oscillator Offset	$OSC_{offset}$	-100	100	ps	2,4,7

NOTE 1 The  $OSC_{Match}$  is the matching error per between the actual DQS and DQS interval oscillator over voltage and temp.

NOTE 2 This parameter will be characterized or guaranteed by design.

NOTE 3 The  $OSC_{Match}$  is defined as the following:

$$OSC_{Match} = [tDQS2DQ_{(V,T)} - tDQS_{OSC(V,T)} - OSC_{offset}]$$

Where  $tDQS2DQ_{(V,T)}$  and  $tDQS_{OSC(V,T)}$  are determined over the same voltage and temp conditions.

NOTE 4 The runtime of the oscillator must be at least 200ns for determining  $tDQS_{OSC(V,T)}$

$$tDQS_{osc(V,T)} = \frac{Runtime}{2 * Count}$$

NOTE 5 The input stimulus for  $tDQS2DQ$  will be consistent over voltage and temp conditions.


NOTE 6 The  $OSC_{offset}$  is the average difference of the endpoints across voltage and temp.

NOTE 7 These parameters are defined per channel.


NOTE 8  $tDQS2DQ(V,T)$  delay will be the average of DQS to DQ delay over the runtime period.

#### 4.33.2 DQS Interval Oscillator Readout Timing

OSC Stop to its counting value readout timing is shown in Figure 135 and Figure 136 and Table 153.



**Figure 135 — In case of DQS Interval Oscillator is stopped by MPC Command**



**Figure 136 — In case of DQS Interval Oscillator is stopped by DQS interval timer**

**Table 153 — DQS Interval Oscillator AC Timing**

Parameter	Symbol	Min/Max	Value	Units	Notes
Delay time from OSC stop to Mode Register Readout	tOSCO	Min	Max(40ns,8nCK)	ns	
NOTE NOTE 1 Start DQS OSC command is prohibited until tOSCO(Min) is satisfied.					

#### 4.34 READ Preamble Training

LPDDR4 READ Preamble Training is supported through the MPC function.

This mode can be used to train or read level the DQS receivers. Once READ Preamble Training is enabled by MR13[OP1] = 1, the LPDDR4 DRAM will drive DQS\_t LOW, DQS\_c HIGH within tSDO and remain at these levels until an MPC DQ READ Calibration command is issued.

During READ Preamble Training the DQS preamble provided during normal operation will not be driven by the DRAM. Once the MPC DQ READ Calibration command is issued, the DRAM will drive DQS\_t/DQS\_c and DQ like a normal READ burst after RL and tDQSCK. Prior to the MPC DQ READ Calibration command, the DRAM may or may not drive DQ[15:0] in this mode.

While in READ Preamble Training Mode, only READ DQ Calibration commands may be issued.

- Issue an MPC [RD DQ Calibration] command followed immediately by a CAS-2 command.
- Each time an MPC [RD DQ Calibration] command followed by a CAS-2 is received by the LPDDR4 SDRAM, a 16-bit data burst will, after the currently set RL, drive the eight bits programmed in MR32 followed by the eight bits programmed in MR40 on all I/O pins.
- The data pattern will be inverted for I/O pins with a '1' programmed in the corresponding invert mask mode register bit.
- Note that the pattern is driven on the DMI pins, but no data bus inversion function is enabled, even if Read DBI is enabled in the DRAM mode register.
- This command can be issued every tCCD seamlessly.
- The operands received with the CAS-2 command must be driven LOW.

READ Preamble Training is exited within tSDO after setting MR13[OP1] = 0.

LPDDR4 supports the READ Preamble Training as optional feature. Refer to vendor specific datasheets.

Reference Figure 137 and Table 154.

4.34 READ Preamble Training (Cont'd)




Figure 137 — Read Preamble Training

Table 154 — Timing Parameters

Parameter	Symbol	Min	Max	Unit	Notes
Delay from MRW command to DQS Driven	tSDO	-	Max(12nCK, 20ns)	-	



#### 4.35 Multi-Purpose Command (MPC)

LPDDR4-SDRAMs use the MPC command to issue a NOP and to access various training modes. The MPC command is initiated with CS, and CA[5:0] asserted to the proper state at the rising edge of CK, as defined by the Command Truth Table (Table 175). The MPC command has seven operands (OP[6:0]) that are decoded to execute specific commands in the SDRAM. OP[6] is a special bit that is decoded on the first rising CK edge of the MPC command. When OP[6]=0 then the SDRAM executes a NOP (no operation) command, and when OP[6]=1 then the SDRAM further decodes one of several training commands.

When OP[6]=1 and when the training command includes a Read or Write operation, the MPC command must be followed immediately by a CAS-2 command. For training commands that Read or Write the SDRAM, read latency (RL) and write latency (WL) are counted from the second rising CK edge of the CAS-2 command with the same timing relationship as any normal Read or Write command. The operands of the CAS-2 command following a MPC Read/Write command must be driven LOW.

The following MPC commands must be followed by a CAS-2 command:

- Write FIFO
- Read FIFO
- Read DQ Calibration

All other MPC-1 commands do not require a CAS-2 command, including:

- NOP
- Start DQS Interval Oscillator
- Stop DQS Interval Oscillator
- Start ZQ Calibration
- Latch ZQ Calibration

See Table 155 and Table 156, and Figure 138 through Figure 140.

## 4.35 Multi-Purpose Command (MPC) (Cont'd)

Table 155 — TMPC Command Definition

SDRAM Command	SDR Command Pins			SDR CA Pins						CK <sub>t</sub> EDGE	Notes
	CKE		CS	CA0	CA1	CA2	CA3	CA4	CA5		
	CK <sub>t</sub> (n-)	CK <sub>t</sub> (n)									
MPC (Train, NOP)	H	H	H	L	L	L	L	L	OP6	R1	1, 2
			L	OP0	OP1	OP2	OP3	OP4	OP5	R2	

Table 156 — MPC Command Definition for OP[6:0]


Function	Operand	Data	Notes
Training Modes	OP[6:0]	0XXXXXX <sub>B</sub> : NOP 1000001 <sub>B</sub> : RD FIFO: RD FIFO supports only BL16 operation 1000011 <sub>B</sub> : RD DQ Calibration (MR32/MR40) 1000101 <sub>B</sub> : RFU 1000111 <sub>B</sub> : WR FIFO: WR FIFO supports only BL16 operation 1001001 <sub>B</sub> : RFU 1001011 <sub>B</sub> : Start DQS Osc 1001101 <sub>B</sub> : Stop DQS Osc 1001111 <sub>B</sub> : ZQCal Start 1010001 <sub>B</sub> : ZQCal Latch All Others: Reserved	1, 2, 3

NOTE 1 See command truth table (Table 175) for more information.


NOTE 2 MPC commands for Read or Write training operations must be immediately followed by CAS-2 command consecutively without any other commands in-between. MPC command must be issued first before issuing the CAS-2 command.

NOTE 3 Write FIFO and Read FIFO commands will only operate as BL16, ignoring the burst length selected by MR1 OP[1:0].

## 4.35 Multi-Purpose Command (MPC) (Cont'd)



- NOTES : 1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.
2. Write-1 to MPC is shown as an example of command-to-command timing for MPC. Timing from Write-1 to MPC [WR-FIFO] is  $t_{WRWTR}$ .
3. Seamless MPC [WR-FIFO] commands may be executed by repeating the command every  $t_{CCD}$  time.
4. MPC [WR-FIFO] uses the same command-to-data timing relationship ( $WL$ ,  $t_{DQSS}$ ,  $t_{DQS2DQ}$ ) as a Write-1 command.
5. A maximum of 5 MPC [WR-FIFO] commands may be executed consecutively without corrupting FIFO data. The 6th MPC [WR-FIFO] command will overwrite the FIFO data from the first command. If fewer than 5 MPC [WR-FIFO] commands are executed, then the remaining FIFO locations will contain undefined data.
6. For the CAS-2 command following a MPC command, the CAS-2 operands must be driven "LOW."
7. To avoid corrupting the FIFO contents, MPC-1 [RD-FIFO] must immediately follow MPC-1 [WR-FIFO]/CAS-2 without any other command disturbing FIFO pointers in-between. FIFO pointers are disturbed by CKE Low, Write, Masked Write, Read, Read DQ Calibration and MRR. See Write Training session for more information on FIFO pointer behavior.

Figure 138 — MPC [WRITE FIFO] Operation :  $t_{WPST}=2nCK$ ,  $t_{WPST}=0.5nCK$ 

- NOTES : 1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.
2. Write-1 to MPC is shown as an example of command-to-command timing for MPC. Timing from Write-1 to MPC-1 [WR-FIFO] is  $t_{WRWTR}$ .
3. Seamless MPC [RD-FIFO] commands may be executed by repeating the command every  $t_{CCD}$  time.
4. MPC [RD-FIFO] uses the same command-to-data timing relationship ( $RL$ ,  $t_{DQSS}$ ) as a Read-1 command.
5. Data may be continuously read from the FIFO without any data corruption. After 5 MPC [RD-FIFO] commands the FIFO pointer will wrap back to the 1st FIFO and continue advancing. If fewer than 5 MPC [WR-FIFO] commands were executed, then the MPC [RD-FIFO] commands to those FIFO locations will return undefined data. See the Write Training section for more information on the FIFO pointer behavior.
6. For the CAS-2 command immediately following a MPC command, the CAS-2 operands must be driven "LOW."
7. DMI[1:0] signals will be driven if any of WR-DBI, RD-DBI, or DM is enabled in the mode registers. See Write Training section for more information on DMI behavior.

Figure 139 — MPC [RD FIFO] Read Operation :  
 $t_{WPST}=2nCK$ ,  $t_{WPST}=0.5nCK$ ,  $t_{RPST}$ =toggling,  $t_{RPST}=1.5nCK$

The diagram illustrates the timing of the MPC Read FIFO. It shows the relationship between the clock signals (CK<sub>t</sub>, CK<sub>c</sub>), the data bus (DQ[15:0]), and the command bus (CMD) signals. The diagram is divided into two main sections, each showing a sequence of operations: MPC Read FIFO, CAS-2, and Read-1. The timing of the data bus signals is also shown, including the read data (D0-D15) and the write data (D0-D15). The diagram includes labels for various timing parameters such as t<sub>0</sub>, t<sub>1</sub>, t<sub>2</sub>, t<sub>3</sub>, t<sub>4</sub>, t<sub>a</sub>, t<sub>a+1</sub>, t<sub>a+2</sub>, t<sub>a+3</sub>, t<sub>a+4</sub>, t<sub>b</sub>, t<sub>b+1</sub>, t<sub>c</sub>, t<sub>c+1</sub>, t<sub>c+2</sub>, t<sub>c+3</sub>, t<sub>c+4</sub>, t<sub>c+5</sub>, t<sub>d</sub>, t<sub>d+1</sub>, t<sub>d+2</sub>, t<sub>d+3</sub>, t<sub>e</sub>, t<sub>e+1</sub>, t<sub>e+2</sub>, t<sub>e+3</sub>, t<sub>e+4</sub>, and t<sub>e+5</sub>. The diagram also shows the timing of the data bus signals, including the read data (D0-D15) and the write data (D0-D15). The diagram includes labels for various timing parameters such as t<sub>0</sub>, t<sub>1</sub>, t<sub>2</sub>, t<sub>3</sub>, t<sub>4</sub>, t<sub>a</sub>, t<sub>a+1</sub>, t<sub>a+2</sub>, t<sub>a+3</sub>, t<sub>a+4</sub>, t<sub>b</sub>, t<sub>b+1</sub>, t<sub>c</sub>, t<sub>c+1</sub>, t<sub>c+2</sub>, t<sub>c+3</sub>, t<sub>c+4</sub>, t<sub>c+5</sub>, t<sub>d</sub>, t<sub>d+1</sub>, t<sub>d+2</sub>, t<sub>d+3</sub>, t<sub>e</sub>, t<sub>e+1</sub>, t<sub>e+2</sub>, t<sub>e+3</sub>, t<sub>e+4</sub>, and t<sub>e+5</sub>.

- NOTES :
1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.
  2. MPC [RD-FIFO] to Read-1 Operation is shown as an example of command-to-command timing for MPC. Timing from MPC-1 [RD-FIFO] command to Read is tRRRD.
  3. Seamless MPC [RD-FIFO] commands may be executed by repeating the command every tCCD time.
  4. MPC [RD-FIFO] uses the same command-to-data timing relationship (RL, tDQSCK) as a Read-1 command.
  5. Data may be continuously read from the FIFO without any data corruption. After 5 MPC [RD-FIFO] commands the FIFO pointer will wrap back to the 1st FIFO and continue advancing. If fewer than 5 MPC [WR-FIFO] commands were executed, then the MPC [RD-FIFO] commands to those FIFO locations will return undefined data. See the Write Training section for more information on the FIFO pointer behavior.
  6. For the CAS-2 command immediately following a MPC command, the CAS-2 operands must be driven "LOW."
  7. DM[1:0] signals will be driven if any of WR-DBI, RD-DBI, or DM is enabled in the mode registers. See Write Training section for more information on DMI behavior.

**Figure 140 — MPC [RD FIFO] Operation : tRPRE=toggling, tRPST=1.5nCK**

## 4.35 Multi-Purpose Command (MPC) (Cont'd)

Table 157 — Timing Constraints for Training Commands

Previous Command	Next Command	Minimum Delay	Unit	Notes
WR/MWR	MPC [WR FIFO]	tWRWTR	nCK	1
	MPC [RD FIFO]	Not Allowed	-	2
	MPC [RD DQ Calibration]	WL+RU(tDQSS(max)/tCK) +BL/2+RU(tWTR/tCK)	nCK	
RD/MRR	MPC [WR FIFO]	tRTRRD	nCK	3
	MPC [RD FIFO]	Not Allowed	-	2
	MPC [RD DQ Calibration]	tRTRRD	nCK	3
MPC [WR FIFO]	WR/MWR	Not Allowed	-	2
	MPC [WR FIFO]	tCCD	nCK	
	RD/MRR	Not Allowed	-	2
	MPC [RD FIFO]	WL+RU(tDQSS(max)/tCK) +BL/2+RU(tWTR/tCK)	nCK	
	MPC [RD DQ Calibration]	Not Allowed	-	2
MPC [RD FIFO]	WR/MWR	tRTRRD	nCK	3
	MPC [WR FIFO]	tRTW	nCK	4
	RD/MRR	tRTRRD	nCK	3
	MPC [RD FIFO]	tCCD	nCK	
	MPC [RD DQ Calibration]	tRTRRD	nCK	3
MPC [RD DQ Calibration]	WR/MWR	tRTRRD	nCK	3
	MPC [WR FIFO]	tRTRRD	nCK	3
	RD/MRR	tRTRRD	nCK	3
	MPC [RD FIFO]	Not Allowed	-	2
	MPC [RD DQ Calibration]	tCCD	nCK	

NOTE 1 tWRWTR = WL + BL/2 + RU(tDQSS(max)/tCK) + max(RU(7.5ns/tCK),8nCK)

NOTE 2 No commands are allowed between MPC [WR FIFO] and MPC-1 [RD FIFO] except MRW commands related to training parameters.

NOTE 3 tRTRRD = RL + RU(tDQSS(max)/tCK) + BL/2 + RD(tRPST) + max(RU(7.5ns/tCK),8nCK)

NOTE 4 tRTW :

- In Case of DQ ODT Disable MR11 OP[2:0] = 000<sub>B</sub>:

$$RL + RU(tDQSS(max)/tCK) + BL/2 - WL + tWPRE + RD(tRPST)$$

- In Case of DQ ODT Enable MR11 OP[2:0] ≠ 000<sub>B</sub>:

$$RL + RU(tDQSS(max)/tCK) + BL/2 + RD(tRPST) - ODT_{Lon} - RD(tODT_{on,min}/tCK) + 1$$

#### 4.36 Thermal Offset

Because of their tight thermal coupling with the LPDDR4 device, hot spots on an SOC can induce thermal gradients across the LPDDR4 device. As these hot spots may not be located near the device thermal sensor, the devices' temperature compensated Self Refresh circuit may not generate enough refresh cycles to guarantee memory retention. To address this shortcoming, the controller can provide a thermal offset that the memory uses to adjust its TCSR circuit to ensure reliable operation.

This offset is provided through MR4(6:5) to either or to both the channels (dual-channel devices). This temperature offset may modify refresh behavior for the channel to which the offset is provided. It will take a max of 200us to have the change reflected in MR4(2:0) for the channel to which the offset is provided. If the induced thermal gradient from the device temperature sensor location to the hot spot location of the controller is larger than 15 degrees C, then Self Refresh mode will not reliably maintain memory contents.

To accurately determine the temperature gradient between the memory thermal sensor and the induced hot spot, the memory thermal sensor location must be provided to the LPDDR4 memory controller.

Support of thermal offset function is optional. Please refer to vendor data sheet determine if the function is supported or not.

### 4.37 Temperature Sensor

LPDDR4 devices feature a temperature sensor whose status can be read from MR4 (see Table 158 and Figure 141.). This sensor can be used to determine an appropriate refresh rate, determine whether AC timing de-rating is required in the elevated temperature range, and/or monitor the operating temperature. Either the temperature sensor or the device TOPER may be used to determine whether operating temperature requirements are being met.

LPDDR4 devices shall monitor device temperature and update MR4 according to tTSI. Upon assertion of CKE (Low to High transition), the device temperature status bits shall be no older than tTSI. MR4 will be updated even when device is in Self Refresh state with CKE HIGH.

When using the temperature sensor, the actual device case temperature may be higher than the TOPER specification that applies for the standard or elevated temperature ranges. For example, TCASE may be above 85°C when MR4[2:0] equals 'b011. LPDDR4 devices shall allow for 2°C temperature margin between the point at which the device updates the MR4 value and the point at which the controller reconfigures the system accordingly. In the case of tight thermal coupling of the memory device to external hot spots, the maximum device temperature might be higher than what is indicated by MR4.

To assure proper operation using the temperature sensor, applications should consider the following factors:

- TempGradient is the maximum temperature gradient experienced by the memory device at the temperature of interest over a range of 2°C.
- ReadInterval is the time period between MR4 reads from the system.
- TempSensorInterval (tTSI) is maximum delay between internal updates of MR4.
- SysRespDelay is the maximum time between a read of MR4 and the response by the system.

In order to determine the required frequency of polling MR4, the system shall use the maximum TempGradient and the maximum response time of the system using the following equation:

$$\text{TempGradient} \times (\text{ReadInterval} + \text{tTSI} + \text{SysRespDelay}) \leq 2^{\circ}\text{C}$$

**Table 158 — Temperature Sensor**

Parameter	Symbol	Max/Min	Value	Unit	Notes
System Temperature Gradient	TempGradient	Max	System Dependent	°C/s	
MR4 Read Interval	ReadInterval	Max	System Dependent	ms	
Temperature Sensor Interval	tTSI	Max	32	ms	
System Response Delay	SysRespDelay	Max	System Dependent	ms	
Device Temperature Margin	TempMargin	Max	2	°C	
NOTE For example, if TempGradient is 10°C/s and the SysRespDelay is 1 ms: $(10^{\circ}\text{C/s}) \times (\text{ReadInterval} + 32\text{ms} + 1\text{ms}) \leq 2^{\circ}\text{C}$ In this case, ReadInterval shall be no greater than 167 ms.					

4.37 Temperature Sensor (Cont'd)




Figure 141 — Temp Sensor Timing



### 4.38 ZQ Calibration

The MPC command is used to initiate ZQ Calibration, which calibrates the output driver impedance across process, temperature, and voltage. ZQ Calibration occurs in the background of device operation, Dual channel devices share common ZQ circuitry between channels which follow a protocol (See Section 4.38.2) to allow for channel independence.

There are two ZQ Calibration modes initiated with the MPC command: ZQCal Start, and ZQCal Latch. ZQCal Start initiates the SDRAM's calibration procedure, and ZQCal Latch captures the result and loads it into the SDRAM's drivers.

A ZQCal Start command may be issued anytime the LPDDR4-SDRAM is not in a power-down state. A ZQCal Latch Command may be issued anytime outside of power-down after tZQCAL has expired and all DQ bus operations have completed. The CA Bus must maintain a Deselect state during tZQLAT to allow CA ODT calibration settings to be updated. The following mode register fields that modify I/O parameters cannot be changed following a ZQCal Start command and before tZQCAL has expired:

- PU-Cal (Pull-up Calibration VOH Point)
- PDDS (Pull Down Drive Strength and Rx Termination)
- DQ-ODT (DQ ODT Value)
- CA-ODT (CA ODT Value)


#### 4.38.1 ZQCal Reset

The ZQCal Reset command resets the output impedance calibration to a default accuracy of +/- 30% across process, voltage, and temperature. This command is used to ensure output impedance accuracy to +/- 30% when ZQCal Start and ZQCal Latch commands are not used. See Table 159 and Figure 142.

The ZQCal Reset command is executed by writing MR10 OP[0]=1B.

**Table 159 — ZQCal Timing Parameters**

Parameter	Symbol	Min/Max	Value	Unit
ZQ Calibration Time	tZQCAL	MIN	1	us
ZQ Calibration Latch Time	tZQLAT	MIN	max(30ns,8nCK)	ns
ZQ Calibration Reset Time	tZQRESET	MIN	max(50ns,3nCK)	ns



**Figure 142 — ZQCal Timing**

#### 4.38.2 Multi-Channel Considerations for Dual Channel Devices

The LPDDR4-SDRAM includes a single ZQ pin and associated ZQ Calibration circuitry. Calibration values from this circuit will be used by both channels according to the following protocol:

1. ZQCal Start commands may be issued to either or both channels.
2. ZQCal Start commands may be issued when either or both channels are executing other commands and other commands may be issued during tZQCAL.
3. ZQCal Start commands may be issued to both channels simultaneously.
4. The ZQCal Start command will begin the calibration unless a previously requested ZQ calibration is in progress.
5. If a ZQCal Start command is received while a ZQ calibration is in progress on the SDRAM, the ZQCal Start command will be ignored and the in-progress calibration will not be interrupted.
6. ZQCal Latch commands are required for each channel.
7. ZQCal Latch commands may be issued to both channels simultaneously.
8. ZQCal Latch commands will latch results of the most recent ZQCal Start command provided tZQCAL has been met.
9. ZQCal Latch commands which do not meet tZQCAL will latch the results of the most recently completed ZQ calibration.
10. ZQ Reset MRW commands will only reset the calibration values for the channel issuing the command.

In compliance with complete channel independence, either channel may issue ZQCal Start and ZQCal Latch commands as needed without regard to the state of the other channel.

#### 4.38.3 ZQ External Resistor, Tolerance, and Capacitive Loading

To use the ZQ calibration function, a 240 ohm +/- 1% tolerance external resistor must be connected between the ZQ pin and  $V_{DDQ}$ .

If the system configuration shares the CA bus to form a x32 (or wider) channel, the ZQ pin of each die's x16 channel shall use a separate ZQCal resistor.

If the system configuration has more than one rank, and if the ZQ pins of both ranks are attached to a single resistor, then the SDRAM controller must ensure that the ZQCal's don't overlap.

The total capacitive loading on the ZQ pin must be limited to 25pF.

Example: If a system configuration shares a CA bus between 'n' channels to form a  $n * 16$  wide bus, and no means are available to control the ZQCal separately for each channel (i.e., separate CS, CKE, or CK), then each x16 channel must have a separate ZQCal resistor.

Example: For a x32, two rank system, each x16 channel must have its own ZQCal resistor, but the ZQCal resistor can be shared between ranks on each x16 channel. In this configuration, the CS signal can be used to ensure that the ZQCal commands for Rank[0] and Rank[1] don't overlap.

#### 4.39 Pull Up/Pull Down Driver Characteristics and Calibration

The characteristics and calibration are shown in Table 160 through Table 162.

**Table 160 — Pull-down Driver Characteristics, with ZQ Calibration**

$R_{ONPD,nom}$	Resistor	Min	Nom	Max	Unit
40 Ohm	$R_{ON40PD}$	0.9	1	1.1	RZQ/6
48 Ohm	$R_{ON48PD}$	0.9	1	1.1	RZQ/5
60 Ohm	$R_{ON60PD}$	0.9	1	1.1	RZQ/4
80 Ohm	$R_{ON80PD}$	0.9	1	1.1	RZQ/3
120 Ohm	$R_{ON120PD}$	0.9	1	1.1	RZQ/2
240 Ohm	$R_{ON240PD}$	0.9	1	1.1	RZQ/1

NOTE All value are after ZQ Calibration. Without ZQ Calibration  $R_{ONPD}$  values are  $\pm 30\%$ .

**Table 161 — Pull-Up Characteristics, with ZQ Calibration**

$VOH_{PU,nom}$	$VOH,nom(mV)$	Min	Nom	Max	Unit
$V_{DDQ}/2.5$	440	0.9	1	1.1	$VOH,nom$
$V_{DDQ}/3$	367	0.9	1	1.1	$VOH,nom$

NOTE 1 All values are after ZQ Calibration. Without ZQ Calibration  $VOH(nom)$  values are  $\pm 30\%$ .

NOTE 2  $VOH,nom$  (mV) values are based on a nominal  $V_{DDQ} = 1.1V$ .

**Table 162 — Valid Calibration Points**

$VOH_{PU,nom}$	ODT Value					
	240	120	80	60	48	40
$V_{DDQ}/2.5$	VALID	VALID	VALID	DNU	DNU	DNU
$V_{DDQ}/3$	VALID	VALID	VALID	VALID	VALID	VALID

NOTE 1 Once the output is calibrated for a given  $VOH(nom)$  calibration point, the ODT value may be changed without recalibration.

NOTE 2 If the  $VOH(nom)$  calibration point is changed, then re-calibration is required.

NOTE 3 DNU = Do Not Use

#### 4.40 On Die Termination for Command/Address Bus

ODT (On-Die Termination) is a feature of the LPDDR4 SDRAM that allows the SDRAM to turn on/off termination resistance for CK<sub>t</sub>, CK<sub>c</sub>, CS and CA[5:0] signals without the ODT control pin.

The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to turn on and off termination resistance for any target DRAM devices via Mode Register setting. A simple functional representation of the DRAM ODT feature is shown in Figure 143.




Figure 143 — Functional Representation of CA ODT

##### 4.40.1 ODT Mode Register and ODT State Table

ODT termination values are set and enabled via MR11. The CA bus (CK<sub>t</sub>, CK<sub>c</sub>, CS, CA[5:0]) ODT resistance values are set by MR11 OP[6:4]. The default state for the CA is ODT disabled.

ODT is applied on the CA bus to the CK<sub>t</sub>, CK<sub>c</sub>, CS and CA[5:0] signals. The CA ODT of the device is designed to enable one rank to terminate the entire command bus in a multi-rank system, so only one termination load will be present even if multiple devices are sharing the command signals. For this reason, CA ODT remains on even when the device is in the power-down or Self Refresh power-down states. The die has a bond pad (ODT<sub>CA</sub>) for multi-rank operations. When the ODT<sub>CA</sub> pad is LOW, the die will not terminate the CA bus regardless of the state of the mode register CA ODT bits (MR11 OP[6:4]). If, however, the ODT<sub>CA</sub> bond pad is HIGH, and the mode register CA ODT bits are enabled, the die will terminate the CA bus with the ODT values found in MR11 OP[6:4]. In a multi-rank system, the terminating rank should be trained first, followed by the non-terminating rank(s). See Table 163.

Table 163 — Command Bus ODT State

ODTE-CA MR11[6:4]	ODT <sub>CA</sub> bond pad	ODTD-CA MR22[5]	ODTF-CK MR22[3]	ODTF-CS MR22[4]	ODT State for CA	ODT State for CK <sub>t</sub> /CK <sub>c</sub>	ODT State for CS
Disabled <sup>1</sup>	Valid <sup>2</sup>	Valid <sup>3</sup>	Valid <sup>3</sup>	Valid <sup>3</sup>	Off	Off	Off
Valid <sup>3</sup>	0	Valid <sup>3</sup>	0	0	Off	Off	Off
Valid <sup>3</sup>	0	Valid <sup>3</sup>	0	1	Off	Off	On
Valid <sup>3</sup>	0	Valid <sup>3</sup>	1	0	Off	On	Off
Valid <sup>3</sup>	0	Valid <sup>3</sup>	1	1	Off	On	On
Valid <sup>3</sup>	1	0	Valid <sup>3</sup>	Valid <sup>3</sup>	On	On	On
Valid <sup>3</sup>	1	1	Valid <sup>3</sup>	Valid <sup>3</sup>	Off	On	On

NOTE 1 Default Value.


NOTE 2 "Valid" means "H or L (but a defined logic level)".

NOTE 3 "Valid" means "0 or 1".

NOTE 4 The state of ODT<sub>CA</sub> is not changed when the DRAM enters power-down mode. This maintains termination for alternate ranks in multi-rank systems.

#### 4.40.2 ODT Mode Register and ODT Characteristics

The characteristics are provided in Figure 144 and Table 164 158 and Table 165.



**Figure 144 — On Die Termination for CA**

## 4.40.2 ODT Mode Register and ODT Characteristics (Cont'd)

**Table 164 — ODT DC Electrical Characteristics, assuming RZQ = 240  $\Omega$  +/-1% over the entire operating temperature range after a proper ZQ calibration up to 3200 Mbps**

MR11[6:4]	R <sub>TT</sub>	Vout	Min	Nom	Max	Unit	Note
001	240 Ω	VOLdc= 0.1 * V <sub>DD2</sub>	0.8	1.0	1.1	RZQ	1,2,3
		VOMdc= 0.33 * V <sub>DD2</sub>	0.9	1.0	1.1	RZQ	1,2,3
		VOHdc= 0.5 * V <sub>DD2</sub>	0.9	1.0	1.2	RZQ	1,2,3
010	120 Ω	VOLdc= 0.1 * V <sub>DD2</sub>	0.8	1.0	1.1	RZQ/2	1,2,3
		VOMdc= 0.33 * V <sub>DD2</sub>	0.9	1.0	1.1	RZQ/2	1,2,3
		VOHdc= 0.5 * V <sub>DD2</sub>	0.9	1.0	1.2	RZQ/2	1,2,3
011	80 Ω	VOLdc= 0.1 * V <sub>DD2</sub>	0.8	1.0	1.1	RZQ/3	1,2,3
		VOMdc= 0.33 * V <sub>DD2</sub>	0.9	1.0	1.1	RZQ/3	1,2,3
		VOHdc= 0.5 * V <sub>DD2</sub>	0.9	1.0	1.2	RZQ/3	1,2,3
100	60 Ω	VOLdc= 0.1 * V <sub>DD2</sub>	0.8	1.0	1.1	RZQ/4	1,2,3
		VOMdc= 0.33 * V <sub>DD2</sub>	0.9	1.0	1.1	RZQ/4	1,2,3
		VOHdc= 0.5 * V <sub>DD2</sub>	0.9	1.0	1.2	RZQ/4	1,2,3
101	48 Ω	VOLdc= 0.1 * V <sub>DD2</sub>	0.8	1.0	1.1	RZQ/5	1,2,3
		VOMdc= 0.33 * V <sub>DD2</sub>	0.9	1.0	1.1	RZQ/5	1,2,3
		VOHdc= 0.5 * V <sub>DD2</sub>	0.9	1.0	1.2	RZQ/5	1,2,3
110	40 Ω	VOLdc= 0.1 * V <sub>DD2</sub>	0.8	1.0	1.1	RZQ/6	1,2,3
		VOMdc= 0.33 * V <sub>DD2</sub>	0.9	1.0	1.1	RZQ/6	1,2,3
		VOHdc= 0.5 * V <sub>DD2</sub>	0.9	1.0	1.2	RZQ/6	1,2,3
Mismatch CA-CA within clk group		0.33* V <sub>DD2</sub>	-		TBD <sup>1</sup>	%	1,2,4

NOTE 1 The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity. (As of publication of this document, under discussion by the formulating committee.)

NOTE 2 Pull-dn ODT resistors are recommended to be calibrated at 0.33\*V<sub>DD2</sub>. Other calibration schemes may be used to achieve the linearity spec shown above, e.g., calibration at 0.5\*V<sub>DD2</sub> and 0.1\*V<sub>DD2</sub>.

NOTE 3 Measurement definition for R<sub>TT</sub>: TBD. (As of publication of this document, under discussion by the formulating committee.)

NOTE 4 CA to CA mismatch within clock group (CA,CS) variation for a given component including CK\_t and CK\_c (characterized).

$$CA - CA_{\text{Mismatch}} = \frac{RODT(\text{max}) - RODT(\text{min})}{RODT(\text{avg})}$$

## 4.40.2 ODT Mode Register and ODT Characteristics (Cont'd)

**Table 165 — ODT DC Electrical Characteristics, assuming RZQ = 240  $\Omega$  +/-1% over the entire operating temperature range after a proper ZQ calibration for beyond 3200Mbps**

MR11[6:4]	R <sub>TT</sub>	Vout	Min	Nom	Max	Unit	Note
001	240 Ω	VOLdc= 0.1 * V <sub>DD2</sub>	0.8	1.0	1.1	RZQ	1,2,3
		VOMdc= 0.33 * V <sub>DD2</sub>	0.9	1.0	1.1	RZQ	1,2,3
		VOHdc= 0.5 * V <sub>DD2</sub>	0.9	1.0	1.3	RZQ	1,2,3
010	120 Ω	VOLdc= 0.1 * V <sub>DD2</sub>	0.8	1.0	1.1	RZQ/2	1,2,3
		VOMdc= 0.33 * V <sub>DD2</sub>	0.9	1.0	1.1	RZQ/2	1,2,3
		VOHdc= 0.5 * V <sub>DD2</sub>	0.9	1.0	1.3	RZQ/2	1,2,3
011	80 Ω	VOLdc= 0.1 * V <sub>DD2</sub>	0.8	1.0	1.1	RZQ/3	1,2,3
		VOMdc= 0.33 * V <sub>DD2</sub>	0.9	1.0	1.1	RZQ/3	1,2,3
		VOHdc= 0.5 * V <sub>DD2</sub>	0.9	1.0	1.3	RZQ/3	1,2,3
100	60 Ω	VOLdc= 0.1 * V <sub>DD2</sub>	0.8	1.0	1.1	RZQ/4	1,2,3
		VOMdc= 0.33 * V <sub>DD2</sub>	0.9	1.0	1.1	RZQ/4	1,2,3
		VOHdc= 0.5 * V <sub>DD2</sub>	0.9	1.0	1.3	RZQ/4	1,2,3
101	48 Ω	VOLdc= 0.1 * V <sub>DD2</sub>	0.8	1.0	1.1	RZQ/5	1,2,3
		VOMdc= 0.33 * V <sub>DD2</sub>	0.9	1.0	1.1	RZQ/5	1,2,3
		VOHdc= 0.5 * V <sub>DD2</sub>	0.9	1.0	1.3	RZQ/5	1,2,3
110	40 Ω	VOLdc= 0.1 * V <sub>DD2</sub>	0.8	1.0	1.1	RZQ/6	1,2,3
		VOMdc= 0.33 * V <sub>DD2</sub>	0.9	1.0	1.1	RZQ/6	1,2,3
		VOHdc= 0.5 * V <sub>DD2</sub>	0.9	1.0	1.3	RZQ/6	1,2,3
Mismatch CA-CA within clk group		0.33* V <sub>DD2</sub>	-		TBD <sup>1</sup>	%	1,2,4

NOTE 1 The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity. (As of publication of this document, under discussion by the formulating committee.)

NOTE 2 Pull-dn ODT resistors are recommended to be calibrated at 0.33\*V<sub>DD2</sub>. Other calibration schemes may be used to achieve the linearity spec shown above, e.g., calibration at 0.5\*V<sub>DD2</sub> and 0.1\*V<sub>DD2</sub>.

NOTE 3 Measurement definition for R<sub>TT</sub>: TBD. (As of publication of this document, under discussion by the formulating committee.)

NOTE 4 CA to CA mismatch within clock group (CA,CS) variation for a given component including CK<sub>t</sub> and CK<sub>c</sub> (characterized).

$$CA - CA_{\text{Mismatch}} = \frac{RODT(\text{max}) - RODT(\text{min})}{RODT(\text{avg})}$$

4.40.3 ODT for Command/Address update time

ODT for Command/Address update time after Mode Register set are shown in Figure 145 and Table 166.




Figure 145 — ODT for Command/Address setting update timing in 4 Clock Cycle Command

Table 166 — ODT CA AC Timing

Speed		LPDDR4-1600/1866/2133/2400/3200/4266		Units	NOTE
Parameter	Symbol	MIN	MAX		
ODT CA Value Update Time	tODTUP	RU(TBDns/tCK(avg))	-		




#### 4.41 On-Die Termination

ODT (On-Die Termination) is a feature of the LPDDR4 SDRAM that allows the DRAM to turn on/off termination resistance for each DQ, DQS<sub>t</sub>, DQS<sub>c</sub> and DMI signals without the ODT control pin. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to turn on and off termination resistance for any target DRAM devices during Write or Mask Write operation.

The ODT feature is off and cannot be supported in Power Down and Self Refresh modes.

A simple functional representation of the DRAM ODT feature is shown in Figure 146.



**Figure 146 — Functional Representation of ODT**

The switch is enabled by the internal ODT control logic, which uses the Write-1 or Mask Write-1 command and other mode register control information. The value of  $R_{TT}$  is determined by the settings of Mode Register bits.

##### 4.41.1 ODT Mode Register

The ODT Mode is enabled if MR11 OP[3:0] are non-zero. In this case, the value of  $R_{TT}$  is determined by the settings of those bits. The ODT Mode is disabled if MR11 OP[3] = 0.

##### 4.41.2 Asynchronous ODT

When ODT Mode is enabled in MR11 OP[3:0], DRAM ODT is always Hi-Z. DRAM ODT feature is automatically turned ON asynchronously based on the Write-1 or Mask Write-1 command that DRAM samples. After the write burst is complete, DRAM ODT featured is automatically turned OFF asynchronously.

Following timing parameters apply when DRAM ODT mode is enabled:

- ODTLon, tODTon,min, tODTon,max
- ODTLoff, tODToff,min, tODToff,max

ODTLon is a synchronous parameter and it is the latency from CAS-2 command to tODTon reference. ODTLon latency is a fixed latency value for each speed bin. Each speed bin has a different ODTLon latency.

Minimum  $R_{TT}$  turn-on time (tODTon,min) is the point in time when the device termination circuit leaves high impedance state and ODT resistance begins to turn on.

Maximum  $R_{TT}$  turn on time (tODTon,max) is the point in time when the ODT resistance is fully on.

tODTon,min and tODTon,max are measured once ODTLon latency is satisfied from CAS-2 command.

ODTLoff is a synchronous parameter and it is the latency from CAS-2 command to tODToff reference. ODTLoff latency is a fixed latency value for each speed bin. Each speed bin has a different ODTLoff latency.

Minimum  $R_{TT}$  turn-off time (tODToff,min) is the point in time when the device termination circuit starts to turn off the ODT resistance.

**4.41.2 Asynchronous ODT (Cont'd)**

Maximum ODT turn off time ( $t_{ODTOff,max}$ ) is the point in time when the on-die termination has reached high impedance.

$t_{ODTOff,min}$  and  $t_{ODTOff,max}$  are measured once  $t_{ODTLoft}$  latency is satisfied from CAS-2 command. See Table 167 and Table 168, and Figure 147.

**Table 167 — ODTLon and ODTLoft Latency Values**

ODTLon Latency <sup>1</sup> $t_{WPRE} = 2 t_{CK}$		ODTLoft Latency <sup>2</sup>		Lower Clock Frequency Limit (>)	Upper Clock Frequency Limit (≤)
WL Set "A"	WL Set "B"	WL Set "A"	WL Set "B"		
N/A	N/A	N/A	N/A	10	266
N/A	N/A	N/A	N/A	266	533
N/A	6	N/A	22	533	800
4	12	20	28	800	1066
4	14	22	32	1066	1333
6	18	24	36	1333	1600
6	20	26	40	1600	1866
8	24	28	44	1866	2133
nCK	nCK	nCK	nCK	MHz	MHz


NOTE 1 ODTLon is referenced from CAS-2 command. See Figure 147.

NOTE 2 ODTLoft as shown in table assumes BL=16. For BL32, 8  $t_{CK}$  should be added.

**Table 168 — Asynchronous ODT Turn On and Turn Off Timing**

Parameter	800 - 2133 MHz	Unit
$t_{ODTOn, min}$	1.5	ns
$t_{ODTOn, max}$	3.5	ns
$t_{ODTOff, min}$	1.5	ns
$t_{ODTOff, max}$	3.5	ns

#### 4.41.2 Asynchronous ODT (Cont'd)



**Note**

1. BL=16, Write Postamble = 0.5nCK, DQ/DQS: VSSQ termination
2.  $Din\ n$  = data-in to column  $n$
3. DES commands are shown for ease of illustration; other commands may be valid at these times.

▨ DONT CARE    ≡≡≡ TIME BREAK

**Figure 147 — Asynchronous ODTon/ODToff Timing**

#### 4.41.3 ODT during Write Leveling

If ODT is enabled in MR11 OP[3:0], in Write Leveling mode, DRAM always provides the termination on DQS\_t/DQS\_c signals. DQ termination is always off in Write Leveling mode regardless.

**Table 169 — DRAM Termination Function in Write Leveling Mode**

ODT Enabled in MR11	DQS_t/DQS_c termination	DQ termination
Disabled	OFF	OFF
Enabled	ON	OFF


#### 4.42 On Die Termination for DQ, DQS and DMI

On-Die Termination effective resistance  $R_{TT}$  is defined by MR11 OP[2:0].

ODT is applied to the DQ, DMI, DQS\_t and DQS\_c pins.

A functional representation of the on-die termination is shown in Figure 148.

Electrical characteristics are provided in Table 170 and Table 171.



**Figure 148 — On Die Termination**

**Table 170 — ODT DC Electrical Characteristics, assuming RZQ = 240  $\Omega$  +/-1% over the entire operating temperature range after a proper ZQ calibration for up to 3200Mbps.**

MR11 OP[2:0]	R <sub>TT</sub>	V <sub>out</sub>	Min	Nom	Max	Unit	Notes
001	240 Ω	VOLdc= 0.1* V <sub>DDQ</sub>	0.8	1	1.1	RZQ	1,2,3
		VOMdc= 0.33* V <sub>DDQ</sub>	0.9	1	1.1	RZQ	1,2,3
		VOHdc= 0.5* V <sub>DDQ</sub>	0.9	1	1.2	RZQ	1,2,3
010	120 Ω	VOLdc= 0.1* V <sub>DDQ</sub>	0.8	1	1.1	RZQ/2	1,2,3
		VOMdc= 0.33* V <sub>DDQ</sub>	0.9	1	1.1	RZQ/2	1,2,3
		VOHdc= 0.5* V <sub>DDQ</sub>	0.9	1	1.2	RZQ/2	1,2,3
011	80 Ω	VOLdc= 0.1* V <sub>DDQ</sub>	0.8	1	1.1	RZQ/3	1,2,3
		VOMdc= 0.33* V <sub>DDQ</sub>	0.9	1	1.1	RZQ/3	1,2,3
		VOHdc= 0.5* V <sub>DDQ</sub>	0.9	1	1.2	RZQ/3	1,2,3
100	60 Ω	VOLdc= 0.1* V <sub>DDQ</sub>	0.8	1	1.1	RZQ/4	1,2,3
		VOMdc= 0.33* V <sub>DDQ</sub>	0.9	1	1.1	RZQ/4	1,2,3
		VOHdc= 0.5* V <sub>DDQ</sub>	0.9	1	1.2	RZQ/4	1,2,3
101	48 Ω	VOLdc= 0.1* V <sub>DDQ</sub>	0.8	1	1.1	RZQ/5	1,2,3
		VOMdc= 0.33* V <sub>DDQ</sub>	0.9	1	1.1	RZQ/5	1,2,3
		VOHdc= 0.5* V <sub>DDQ</sub>	0.9	1	1.2	RZQ/5	1,2,3
110	40 Ω	VOLdc= 0.1* V <sub>DDQ</sub>	0.8	1	1.1	RZQ/6	1,2,3
		VOMdc= 0.33* V <sub>DDQ</sub>	0.9	1	1.1	RZQ/6	1,2,3
		VOHdc= 0.5* V <sub>DDQ</sub>	0.9	1	1.2	RZQ/6	1,2,3
Mismatch DQ-DQ within byte		0.33* V <sub>DDQ</sub>	-		2	%	1,2,4

NOTE 1 The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity. (As of publication of this document, under discussion by the formulating committee.)

NOTE 2 Pull-dn ODT resistors are recommended to be calibrated at 0.33\*V<sub>DDQ</sub>. Other calibration schemes may be used to achieve the linearity spec shown above, e.g., calibration at 0.5\*V<sub>DDQ</sub> and 0.1\*V<sub>DDQ</sub>.

NOTE 3 Measurement definition for R<sub>TT</sub>: TBD.

NOTE 4 DQ to DQ mismatch within byte variation for a given component including DQS<sub>t</sub> and DQS<sub>c</sub> (characterized).

$$DQ - DQ_{Mismatch} = \frac{RODT(max) - RODT(min)}{RODT(avg)}$$

**Table 171 — ODT DC Electrical Characteristics, assuming RZQ = 240  $\Omega$  +/-1% over the entire operating temperature range after a proper ZQ calibration for beyond 3200Mbps.**

MR11 OP[2:0]	R <sub>TT</sub>	V <sub>out</sub>	Min	Nom	Max	Unit	Notes
001	240 Ω	VOLdc= 0.1* V <sub>DDQ</sub>	0.8	1	1.1	RZQ	1,2,3
		VOMdc= 0.33* V <sub>DDQ</sub>	0.9	1	1.1	RZQ	1,2,3
		VOHdc= 0.5* V <sub>DDQ</sub>	0.9	1	1.3	RZQ	1,2,3
010	120 Ω	VOLdc= 0.1* V <sub>DDQ</sub>	0.8	1	1.1	RZQ/2	1,2,3
		VOMdc= 0.33* V <sub>DDQ</sub>	0.9	1	1.1	RZQ/2	1,2,3
		VOHdc= 0.5* V <sub>DDQ</sub>	0.9	1	1.3	RZQ/2	1,2,3
011	80 Ω	VOLdc= 0.1* V <sub>DDQ</sub>	0.8	1	1.1	RZQ/3	1,2,3
		VOMdc= 0.33* V <sub>DDQ</sub>	0.9	1	1.1	RZQ/3	1,2,3
		VOHdc= 0.5* V <sub>DDQ</sub>	0.9	1	1.3	RZQ/3	1,2,3
100	60 Ω	VOLdc= 0.1* V <sub>DDQ</sub>	0.8	1	1.1	RZQ/4	1,2,3
		VOMdc= 0.33* V <sub>DDQ</sub>	0.9	1	1.1	RZQ/4	1,2,3
		VOHdc= 0.5* V <sub>DDQ</sub>	0.9	1	1.3	RZQ/4	1,2,3
101	48 Ω	VOLdc= 0.1* V <sub>DDQ</sub>	0.8	1	1.1	RZQ/5	1,2,3
		VOMdc= 0.33* V <sub>DDQ</sub>	0.9	1	1.1	RZQ/5	1,2,3
		VOHdc= 0.5* V <sub>DDQ</sub>	0.9	1	1.3	RZQ/5	1,2,3
110	40 Ω	VOLdc= 0.1* V <sub>DDQ</sub>	0.8	1	1.1	RZQ/6	1,2,3
		VOMdc= 0.33* V <sub>DDQ</sub>	0.9	1	1.1	RZQ/6	1,2,3
		VOHdc= 0.5* V <sub>DDQ</sub>	0.9	1	1.3	RZQ/6	1,2,3
Mismatch DQ-DQ within byte		0.33* V <sub>DDQ</sub>	-		2	%	1,2,4

NOTE 1 The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity. (As of publication of this document, under discussion by the formulating committee.)

NOTE 2 Pull-dn ODT resistors are recommended to be calibrated at 0.33\*V<sub>DDQ</sub>. Other calibration schemes may be used to achieve the linearity spec shown above, e.g., calibration at 0.5\*V<sub>DDQ</sub> and 0.1\*V<sub>DDQ</sub>.

NOTE 3 Measurement definition for R<sub>TT</sub>: TBD.

NOTE 4 DQ to DQ mismatch within byte variation for a given component including DQS\_t and DQS\_c (characterized).

$$DQ - DQ_{\text{Mismatch}} = \frac{RODT(\text{max}) - RODT(\text{min})}{RODT(\text{avg})}$$

#### 4.43 Output Driver and Termination Resistor Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to Table 172 and Table 173.

**Table 172 — Output Driver and Termination Resistor Sensitivity Definition**

Resistor	Definition Point	Min	Max	Unit	Notes
$R_{ONPD}$	$0.33 \times VDDQ$	$90-(dR_{on}dT \times  \Delta T )-(dR_{on}dV \times  \Delta V )$	$110+(dR_{on}dT \times  \Delta T )+(dR_{on}dV \times  \Delta V )$	%	1,2
$VOH_{PU}$	$0.33 \times VDDQ$	$90-(dVOHdT \times  \Delta T )-(dVOHdV \times  \Delta V )$	$110+(dVOHdT \times  \Delta T )+(dVOHdV \times  \Delta V )$	%	1,2,5
$R_{TT(I/O)}$	$0.33 \times VDDQ$	$90-(dR_{on}dT \times  \Delta T )-(dR_{on}dV \times  \Delta V )$	$110+(dR_{on}dT \times  \Delta T )+(dR_{on}dV \times  \Delta V )$	%	1,2,3
$R_{TT(In)}$	$0.33 \times VDD2$	$90-(dR_{on}dT \times  \Delta T )-(dR_{on}dV \times  \Delta V )$	$110+(dR_{on}dT \times  \Delta T )+(dR_{on}dV \times  \Delta V )$	%	1,2,4
NOTE 1 $\Delta T = T - T(@ \text{ Calibration})$ , $\Delta V = V - V(@ \text{ Calibration})$ . NOTE 2 NOTE 2 $dR_{ON}dT$ , $dR_{ON}dV$ , $dVOHdT$ , $dVOHdV$ , $dR_{TT}dV$ , and $dR_{TT}dT$ are not subject to production test but are verified by design and characterization. NOTE 3 This parameter applies to Input/Output pin such as DQS, DQ and DMI. NOTE 4 This parameter applies to Input pin such as CK, CA and CS. NOTE 5 Refer to 4.39 Pull Up/Pull Down Driver Characteristics for $VOH_{PU}$ .					

**Table 173 — Output Driver and Termination Resistor Temperature and Voltage Sensitivity**

Symbol	Parameter	Min	Max	Unit
$dR_{ON}dT$	$R_{ON}$ Temperature Sensitivity	0.00	0.75	%/°C
$dR_{ON}dV$	$R_{ON}$ Voltage Sensitivity	0.00	0.20	%/mV
$dVOHdT$	$VOH$ Temperature Sensitivity	0.00	0.75	%/°C
$dVOHdV$	$VOH$ Voltage Sensitivity	0.00	0.35	%/mV
$dR_{TT}dT$	$R_{TT}$ Temperature Sensitivity	0.00	0.75	%/°C
$dR_{TT}dV$	$R_{TT}$ Voltage Sensitivity	0.00	0.20	%/mV

## 4.44 Power-Down Mode

### 4.44.1 Power-Down Entry and Exit

(Reference Figure 149 through Figure 159 and Table 174.)

Power-down is asynchronously entered when CKE is driven LOW. CKE must not go LOW while the following operations are in progress:

- Mode Register Read
- Mode Register Write
- Read
- Write
- $V_{REF}(CA)$  Range and Value setting via MRW
- $V_{REF}(DQ)$  Range and Value setting via MRW
- Command Bus Training mode Entering/Exiting via MRW
- VRCG High Current mode Entering/Exiting via MRW

Also, the LPDDR4 DRAM cannot be placed in power-down state during “Start DQS Interval Oscillator” operation.

CKE can go LOW while any other operations such as row activation, Precharge, Auto-Precharge, or Refresh are in progress. The power-down IDD specification will not be applied until such operations are complete. Power-down entry and exit are shown in Figure 149.

Entering power-down deactivates the input and output buffers, excluding CKE and Reset\_n. To ensure that there is enough time to account for internal delay on the CKE signal path, CS input is required stable Low level and CA input level is don't care after CKE is driven LOW, this timing period is defined as tCKELCS. Clock input is required after CKE is driven LOW, this timing period is defined as tCKELCK. CKE LOW will result in deactivation of all input receivers except Reset\_n after tCKELCK has expired. In power-down mode, CKE must be held LOW; all other input signals except Reset\_n are "Don't Care". CKE LOW must be maintained until tCKE,min is satisfied.

No refresh operations are performed in power-down mode except Self Refresh power-down. The maximum duration in non-Self Refresh power-down mode is only limited by the refresh requirements outlined in the Refresh command section.

The power-down state is asynchronously exited when CKE is driven HIGH. CKE HIGH must be maintained until tCKE,min is satisfied. A valid, executable command can be applied with power-down exit latency tXP after CKE goes HIGH. Power-down exit latency is defined in the AC timing parameter table.

Clock frequency change or Clock Stop is inhibited during tCMDCKE, tCKELCK, tCKCKEH, tXP, tMRWCKEL and tZQCKE periods.

If power-down occurs when all banks are idle, this mode is referred to as idle power-down. If power-down occurs when there is a row active in any bank, this mode is referred to as active power-down. And If power-down occurs when Self Refresh is in progress, this mode is referred to as Self Refresh power-down in which the internal refresh is continuing in the same way as Self Refresh mode.

VDDQ may be turned off during power-down after tCKELCK(Max(5ns,5nCK)) is satisfied (Refer to Figure 149 about tCKELCK). Prior to exiting power-down,  $V_{DDQ}$  must be within its minimum/maximum operating range.

When CA, CK and/or CS ODT is enabled via MR11 OP[6:4] and also via MR22 or CA-ODT pad setting, the rank providing ODT will continue to terminate the command bus in all DRAM states including power-down when VDDQ is stable and within its minimum/maximum operating range.



## 4.44.1 Power-Down Entry and Exit (Cont'd)




Figure 149 — Basic Power-Down Entry and Exit Timing




Figure 150 — Read and Read with Auto-Precharge to Power-Down Entry

The diagram illustrates the timing for Write and Mask Write Commands. It shows the relationship between the clock signals (CK\_c, CK\_t), the clock enable (CKE), the chip select (CS), the command address (CA), and the command bus (COMMAND) over time. The time axis is divided into clock cycles T0 through Td2. The CA signal is shown as a sequence of valid states (Valid, Valid, Valid, Valid) followed by a hatched area indicating 'DON'T CARE'. The COMMAND signal shows the sequence of commands: Write-1, Mask Write-1, CAS-2, and a series of DES (Data Enable Strobe) commands. The timing parameters are defined as follows:

- WL**: Write Latency, the time from the falling edge of CKE to the start of the data bus.
- tDQSS**: Data Setup Time, the time from the start of the data bus to the falling edge of CKE.
- tWPST**: Write Precharge Setup Time, the time from the falling edge of CKE to the start of the data bus.
- tWPRE**: Write Precharge Time, the time from the falling edge of CKE to the start of the data bus.
- tDQS2DQ**: Data Setup Time, the time from the start of the data bus to the falling edge of CKE.
- BL/2**: Burst Length, the time from the start of the data bus to the falling edge of CKE.
- tWR**: Write Recovery Time, the time from the falling edge of CKE to the start of the data bus.

Legend: DON'T CARE TIME BREAK

NOTES : 1. CKE must be held HIGH until the end of the burst operation.  
 2. Minimum Delay time from Write Command or Mask Write Command to falling edge of CKE signal is as follows.  
 $(WL \times tCK) + tDQSS(Max) + tDQS2DQ(Max) + ((BL/2) \times tCK) + tWR$   
 3. This timing is applied regardless of DQ ODT Disable/Enable setting: MR11[OP2:0].  
 4. This timing diagram only applies to the Write and Mask Write Commands without Auto-Precharge.

[illegible]

**Figure 152 — Write with Auto-Precharge and Mask Write with Auto-Precharge to Power-Down Entry**

4.44.1 Power-Down Entry and Exit (Cont'd)




Figure 153 — Refresh entry to Power-Down Entry




Figure 154 — Activate Command to Power-Down Entry

## 4.44.1 Power-Down Entry and Exit (Cont'd)




Figure 155 — Precharge Command to Power-Down Entry





Figure 156 — Mode Register Read to Power-Down Entry

## 4.44.1 Power-Down Entry and Exit (Cont'd)



NOTES : 1. CKE must be held HIGH until tMRWCKEL is satisfied.


2. This timing is the general definition for Power Down Entry after Mode Register Write Command.

When a Mode Register Write Command changes a parameter or starts an operation that requires special timing longer than tMRWCKEL, that timing must be satisfied before CKE is driven low.

Changing the Vref(DQ) value is one example, in this case the appropriate Vref\_time-Short/Middle/Long must be satisfied.

⎓ DON'T CARE    ⎓ TIME BREAK

**Figure 157 — Mode Register Write to Power-Down Entry**



NOTES : 1. ZQ Calibration continues if CKE goes low after tZQCKE is satisfied.

⎓ DON'T CARE    ⎓ TIME BREAK

**Figure 158 — Multi-Purpose Command for Start ZQ Calibration to Power-Down Entry**

#### 4.44.1 Power-Down Entry and Exit (Cont'd)

Table 174 — Power-Down AC Timing

Parameter	Symbol	Min/Max	Data Rate	Unit	Note
<b>Power Down Timing</b>					
CKE minimum pulse width (HIGH and LOW pulse width)	tCKE	Min	Max(7.5ns, 4nCK)	-	
Delay from valid command to CKE input LOW	tCMDCKE	Min	Max(1.75ns, 3nCK)	ns	1
Valid Clock Requirement after CKE Input low	tCKELCK	Min	Max(5ns, 5nCK)	ns	1
Valid CS Requirement before CKE Input Low	tCSCKE	Min	1.75	ns	
Valid CS Requirement after CKE Input low	tCKELCS	Min	Max(5ns, 5nCK)	ns	
Valid Clock Requirement before CKE Input High	tCKCKEH	Min	Max(1.75ns, 3nCK)	ns	1
Exit power- down to next valid command delay	tXP	Min	Max(7.5ns, 5nCK)	ns	1
Valid CS Requirement before CKE Input High	tCSCKEH	Min	1.75	ns	
Valid CS Requirement after CKE Input High	tCKEHCS	Min	Max(7.5ns, 5nCK)	ns	
Valid Clock and CS Requirement after CKE Input low after MRW Command	tMRWCKEL	Min	Max(14ns, 10nCK)	ns	1
Valid Clock and CS Requirement after CKE Input low after ZQ Calibration Start Command	tZQCKE	Min	Max(1.75ns, 3nCK)	ns	1
NOTE 1 Delay time has to satisfy both analog time(ns) and clock count(nCK). For example, tCMDCKE will not expire until CK has toggled through at least 3 full cycles (3 *tCK) and 1.75ns has transpired. The case which 3nCK is applied to is shown In Figure 159.					




Figure 159 — tCMDCKE Timing

#### 4.45 Input Clock Stop and Frequency Change

LPDDR4 SDRAMs support input clock frequency change during CKE LOW under the following conditions:

- $t_{CK(ABS)min}$  is met for each clock cycle;
- Refresh requirements apply during clock frequency change;
- During clock frequency change, only REFab or REFpb commands may be executing;
- Any Activate or Precharge commands have executed to completion prior to changing the frequency;
- The related timing conditions ( $t_{RCD}$ ,  $t_{RP}$ ) have been met prior to changing the frequency;
- The initial clock frequency shall be maintained for a minimum of  $t_{CKELCK}$  after CKE goes LOW;
- The clock satisfies  $t_{CH(ABS)}$  and  $t_{CL(ABS)}$  for a minimum of  $t_{CKCKEH}$  prior to CKE going HIGH

After the input clock frequency is changed and CKE is held HIGH, additional MRW commands may be required to set the WR, RL etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

LPDDR4 devices support clock stop during CKE LOW under the following conditions:

- $CK_t$  and  $CK_c$  are don't care during clock stop;
- Refresh requirements apply during clock stop;
- During clock stop, only REFab or REFpb commands may be executing;
- Any Activate or Precharge commands have executed to completion prior to stopping the clock;
- The related timing conditions ( $t_{RCD}$ ,  $t_{RP}$ ) have been met prior to stopping the clock;
- The initial clock frequency shall be maintained for a minimum of  $t_{CKELCK}$  after CKE goes LOW;
- The clock satisfies  $t_{CH(ABS)}$  and  $t_{CL(ABS)}$  for a minimum of  $t_{CKCKEH}$  prior to CKE going HIGH

LPDDR4 devices support input clock frequency change during CKE HIGH under the following conditions:

- $t_{CK(ABS)min}$  is met for each clock cycle;
- Refresh requirements apply during clock frequency change;
- Any Activate, Read, Read with auto Precharge, Write, Write with auto Precharge, MPC(WRFIFO, RDFIFO, RDDQCAL), Precharge, Mode Register Write, or Mode Register Read commands must have executed to completion, including any associated data bursts prior to changing the frequency;
- The related timing conditions ( $t_{RCD}$ ,  $t_{WR}$ ,  $t_{RP}$ ,  $t_{MRW}$ ,  $t_{MRR}$ , etc.) have been met prior to changing the frequency;
- CS shall be held LOW during clock frequency change;
- During clock frequency change, only REFab or REFpb commands may be executing;
- The LPDDR4 SDRAM is ready for normal operation after the clock satisfies  $t_{CH(ABS)}$  and  $t_{CL(ABS)}$  for a minimum of  $2 \cdot t_{CK} + t_{XP}$ .

After the input clock frequency is changed, additional MRW commands may be required to set the WR, RL, etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

#### 4.45 Input Clock Stop and Frequency Change (Cont'd)

LPDDR4 devices support clock stop during CKE HIGH under the following conditions:

- CK<sub>t</sub> is held LOW and CK<sub>c</sub> is held HIGH during clock stop;
- CS shall be held LOW during clock stop;
- Refresh requirements apply during clock stop;
- During clock stop, only REFab or REFpb commands may be executing;
- Any Activate, Read, Write, MPC(WRFIFO,RDFIFO,RDDQCAL), Precharge, Mode Register Write or Mode Register Read commands must have executed to completion, including any associated data bursts and extra 4 clock cycles must be provided prior to stopping the clock;
- The related timing conditions (tRCD, tWR, tRP, tMRW, tMRR, tZQLAT, etc.) have been met prior to stopping the clock;
- Read with auto precharge and write with auto precharge commands need extra 4 clock cycles in addition to the related timing constraints, nWR and nRTP, to complete the operations.
- REFab, REFpb, SRE, SRX and MPC(Zqcal Start) commands are required to have 4 additional clocks prior to stopping the clock same as CKE=L case.
- The LPDDR4 SDRAM is ready for normal operation after the clock is restarted and satisfies tCH(abs) and tCL(abs) for a minimum of  $2 \cdot tCK + tXP$ .



#### 4.46 Truth Tables

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR4 device must be reset or power-cycled and then restarted through the specified initialization sequence before normal operation can continue.

CKE signal has to be held High when the commands listed in the command truth table input.

##### 4.46.1 Command Truth Table

Table 175 presents the Command Truth Table.

**Table 175 — Command Truth Table**

	SDR Com- mand Pins	SDR CA Pins (6)							
SDRAM Command	CS	CA0	CA1	CA2	CA3	CA4	CA5	CK_t edge	Notes
Deselect (DES)	L	X						R1	1,2
Multi-Purpose Command (MPC)	H	L	L	L	L	L	OP6	R1	1,9
	L	OP0	OP1	OP2	OP3	OP4	OP5	R2	
Precharge (PRE) (Per Bank, All Bank)	H	L	L	L	L	H	AB	R1	1,2,3,4
	L	BA0	BA1	BA2	V	V	V	R2	
Refresh (REF) (Per Bank, All Bank)	H	L	L	L	H	L	AB	R1	1,2,3,4, 14,15
	L	BA0	BA1	BA2	RFM	V	V	R2	
Self Refresh Entry (SRE)	H	L	L	L	H	H	V	R1	1,2
	L	V						R2	
Write -1 (WR-1)	H	L	L	H	L	L	BL	R1	1,2,3,6,7 ,9
	L	BA0	BA1	BA2	V	C9	AP	R2	
Self Refresh Exit (SRX)	H	L	L	H	L	H	V	R1	1,2
	L	V						R2	
Mask Write -1 (MWR-1)	H	L	L	H	H	L	L	R1	1,2,3,5,6 ,9
	L	BA0	BA1	BA2	V	C9	AP	R2	
RFU	H	L	L	H	H	H	V	R1	1,2
	L	V						R2	
Read -1 (RD-1)	H	L	H	L	L	L	BL	R1	1,2,3,6,7 ,9
	L	BA0	BA1	BA2	V	C9	AP	R2	
CAS-2 (Write-2, Mask Write -2, Read- 2, MRR-2, MPC)	H	L	H	L	L	H	C8	R1	1,8,9
	L	C2	C3	C4	C5	C6	C7	R2	
RFU	H	L	H	L	H	L	V	R1	1,2
	L	V						R2	
RFU	H	L	H	L	H	H	V	R1	1,2
	L	V						R2	
Mode Register Write - 1 (MRW-1)	H	L	H	H	L	L	OP7	R1	1,11
	L	MA0	MA1	MA2	MA3	MA4	MA5	R2	
Mode Register Write- 2 (MRW-2)	H	L	H	H	L	H	OP6	R1	1,11
	L	OP0	OP1	OP2	OP3	OP4	OP5	R2	
Mode Register Read- 1 (MRR-1)	H	L	H	H	H	L	V	R1	1,2,12
	L	MA0	MA1	MA2	MA3	MA4	MA5	R2	

### Table 175 — Command Truth Table (Cont'd)

	SDR Com- mand Pins	SDR CA Pins (6)							
SDRAM Command	CS	CA0	CA1	CA2	CA3	CA4	CA5	CK_t edge	Notes
RFU	H	L	H	H	H	H	V	R1	1,2
	L	V						R2	
Activate -1 (ACT-1)	H	H	L	R12	R13	R14	R15	R1	1,2,3,10
	L	BA0	BA1	BA2	R16	R10	R11	R2	
Activate -2 (ACT-2)	H	R17	R18	R6	R7	R8	R9	R1	1,10,13
	L	R0	R1	R2	R3	R4	R5	R2	
NOTE 1	All LPDDR4 commands except for Deselect are 2 clock cycle long and defined by states of CS and CA[5:0] at the first rising edge of clock. Deselect command is 1 clock cycle long.								
NOTE 2	"V" means "H" or "L" (a defined logic level). "X" means don't care in which case CA[5:0] can be floated.								
NOTE 3	Bank addresses BA[2:0] determine which bank is to be operated upon.								
NOTE 4	AB "HIGH" during Precharge or Refresh command indicates that command must be applied to all banks and bank address is a don't care.								
NOTE 5	Mask Write-1 command supports only BL 16. For Mask Write-1 command, CA5 must be driven LOW on first rising clock cycle (R1).								
NOTE 6	AP "HIGH" during Write-1, Mask Write-1 or Read-1 commands indicates that an Auto-Precharge will occur to the bank associated with the Write, Mask Write or Read command.								
NOTE 7	If Burst Length on-the-fly is enabled, BL "HIGH" during Write-1 or Read-1 command indicates that Burst Length should be set on-the-fly to BL=32. BL "LOW" during Write-1 or Read-1 command indicates that Burst Length should be set on-the-fly to BL=16. If Burst Length on-the-fly is disabled, then BL must be driven to defined logic level "H" or "L".								
NOTE 8	For CAS-2 commands (Write-2 or Mask Write-2 or Read-2 or MRR-2 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration), C[1:0] are not transmitted on the CA[5:0] bus and are assumed to be zero. Note that for CAS-2 Write-2 or CAS-2 Mask Write-2 command, C[3:2] must be driven LOW.								
NOTE 9	Write-1 or Mask Write-1 or Read-1 or Mode Register Read-1 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration) command must be immediately followed by CAS-2 command consecutively without any other command in between. Write-1 or Mask Write-1 or Read-1 or Mode Register Read-1 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration) command must be issued first before issuing CAS-2 command. MPC (Only Start & Stop DQS Oscillator, Start & Latch ZQ Calibration) commands do not require CAS-2 command; they require two additional DES or NOP commands consecutively before issuing any other commands.								
NOTE 10	Activate-1 command must be immediately followed by Activate-2 command consecutively without any other command in between. Activate-1 command must be issued first before issuing Activate-2 command. Once Activate-1 command is issued, Activate-2 command must be issued before issuing another Activate-1 command.								
NOTE 11	MRW-1 command must be immediately followed by MRW-2 command consecutively without any other command in between. MRW-1 command must be issued first before issuing MRW-2 command.								
NOTE 12	MRR-1 command must be immediately followed by CAS-2 command consecutively without any other command in between. MRR-1 command must be issued first before issuing CAS-2 command.								
NOTE 13	For device densities not requiring R17 and R18, R17 and R18 must both be driven High for every ACT-2 command to maintain backward compatibility. For device densities not requiring R18, R18 must be driven High for every ACT-2 command to maintain backward compatibility.								
NOTE 14	CA3 R2 edge is 'V' when RFM is not required, but becomes 'RFM' when read-only MR24 OP[0]=1 <sub>B</sub> .								
NOTE 15	Issuing the RFMpb or RFMab command allows the LPDDR4 to use the command period for additional Refresh Management.								

## 4.47 Refresh Management Command

### 4.47.1 Refresh Management Command Definition

Periods of high LPDDR4 SDRAM activity may require additional REFRESH commands to protect the integrity of the SDRAM data. LPDDR4 devices that require additional activity based refreshes include support for an Activation-based refresh management (RFM) command. The LPDRAM will indicate the requirement for additional Refresh Management (RFM) by setting read only MR24 opcode bit 0 (Table 71). OP[0]=0 indicates no additional refresh management is needed beyond the requirement in the Refresh section of the specification. OP[0]=1 indicates additional LPDRAM refresh management is required.

A suggested implementation of Refresh Management by the controller monitors ACT commands issued per bank to the LPDRAM. This activity can be monitored as a Rolling Accumulated ACT (RAA) count. Each ACT command will increment the RAA count by 1 for the individual bank receiving the ACT command.

When the RAA counter reaches a DRAM vendor-specified Initial Management Threshold (RAAIMT), which is set by the DRAM vendor in the read only MR24 opcode bits 5:1 (Table 71), additional LPDRAM refresh management may be required. Executing the Refresh Management (RFM) command allows additional time for the LPDRAM to manage refresh internally. The RFM operation can be initiated to all banks on the LPDRAM with the RFMab command, or to a single bank with the RFMpb command.

The RFM command bits are the same as the REF command, except for CA3. If the Refresh Management Required bit is "0", (MR24 OP[0]=0), the state of CA3 will be ignored. If the Refresh Management Required bit is "1", (MR24 OP[0]=1), CA3="L" executes the REF command and CA3="H" executes either a RFMab command if CA5="H" or a RFMpb command if CA5="L".

**Table 176 — Refresh Management Parameters**

Refresh Requirements	Symbol	2Gb	3Gb	4Gb	6Gb	8Gb	12Gb	16Gb	24Gb	32Gb	Units
Refresh Management Cycle time (All Bank)	tRFMab	TBD	TBD	TBD	TBD	210	280	280	TBD	TBD	ns
Refresh Management Cycle time (per Bank)	tRFMpb	TBD	TBD	TBD	TBD	170	190	190	TBD	TBD	ns

When an RFM command is issued to the LPDRAM, the RAA counter in any bank receiving the command can be decremented. The decrease in RAA count for an RFM command is determined by the RAAIMT multiplier value RAADEC, set by MR36 OP[1:0], as shown in Table 4. Issuing a RFMab command allows the RAA count in all banks to be decremented by the RAAIMT multiplied by the RAADEC value. Issuing an RFMpb command with BA[2:0] allows the RAA count only for the bank specified by BA[2:0] to be decremented by RAAIMT \* RAADEC.

The RAA counter can only be decremented to a minimum RAA value of 0. No negative RAA value, or "pull-in" of RFM commands, is allowed.

RFM commands are allowed to accumulate or "postpone", but the RAA counter shall never exceed the vendor specified RAA Maximum Management Threshold (RAAMMT), which is determined by multiplying the RAAIMT value by the RAAMULT value set by the DRAM vendor in read only MR24 OP[7:6] (Table 6). If the RAA counter for a bank reaches RAAMMT, no additional ACT commands are allowed to that LPDRAM bank until one or more REF or RFM commands have been issued to reduce the RAA counter below the maximum value.

#### 4.47.1 Refresh Management Command Definition (Cont'd)

RFM command scheduling shall meet the same minimum separation requirements as those for the REF command.

A RFM command does not replace the requirement for the controller to issue periodic REF commands to the LPDRAM. The RFM commands are supplemental time for the LPDRAM to manage refresh internally. Issuing a REF command allows the RAA counter to be decremented by RAAIMT for the bank or banks being refreshed. Hence, any periodic REF command issued to the LPDRAM allows the RAA counter of the banks being refreshed to be decremented by the RAAIMT value. This would nominally occur once every effective Refresh interval ( $t_{REFle}$ ), which is the average Refresh command interval currently being supplied to the SDRAM. This  $t_{REFle}$  must be equal to or less than the  $MR4\ OP[4:0]\ RM \times 3.906\mu s$ . Issuing a REFab command allows the RAA count in all banks to be decremented. Issuing a REFpb command with a bank address allows the RAA count only with that bank address to be decremented. No decrement to the RAA count values is allowed for entering/exiting Self Refresh. The per bank count values before Self Refresh is entered will be the same upon Self Refresh exit.

Issuing an RFM command also allows decrementing of the RAA counter.

Devices which require Refresh Management may not require RFM at every refresh rate multiplier. The Refresh Management Threshold value RFMTH defines an effective refresh interval ( $t_{REFle}$ ) above which Refresh Management is required. RFMTH is determined by the equation:

$$RFMTH = RAAIMT * t_{RC} \text{ absolute min}$$

Maximum interval between two REFab without RFM requirement is defined with following formula " $t_{REFle} \leq RFMTH$ ". When RFMTH is longer than  $t_{REFle}$ . Interval between two REFab defined in Table 116 and Table 117 "REFRESH Command Timing Constraints", no RFM command is required even using max pull-in and postpone.

Operation at any refresh rate slower (i.e. longer  $t_{REFle}$ ) than that indicated by RFMTH requires RFM to ensure integrity of data stored in the LPDRAM. Operation at the  $t_{REFle}$  indicated by RFMTH, or operation at any higher refresh rate (i.e. shorter  $t_{REFle}$ ) is exempt from RFM requirements regardless of any RAA count value.

**4.47.2 Refresh Management Examples**

Following are some operation examples to aid in understanding of the Refresh Management function. Values shown are hypothetical and may not represent values from any actual LPDDR4 SDRAM design now or in the future.

**Table 177 — RFM Operation Examples (One Bank)**

Device-Specific RFM Requirements				Current Device State		Operating Requirements
RAAIMT	RAAMMT	RAADEC	RFMTH	tREFIe	RAA	
160	4x	2x	9600ns (160*60ns)	7.8us	120	No additional commands required, $RAA < RAAIMT$ and $tREFIe \leq RFMTH$
160	4x	2x	9600ns	7.8us	500	No additional commands required, $tREFIe \leq RFMTH$
160	4x	2x	9600ns	15.6us	120	No additional commands required, $RAA < RAAIMT$
160	4x	2x	9600ns	15.6us	500	No additional commands required immediately since $RAA < RAAMMT$ , but RAA is approaching RAAMMT so one or more RFM commands to this bank are recommended to prevent interruption of operation
160	4x	2x	9600ns	15.6us	640	RFM or REF command to this bank required before any activate command to this bank is legal, since $RAA = RAAMMT$ . Issuing one RFMpb or RFMab command will reduce RAA to 320 since $RAADEC = 2x$ . Issuing one REFpb or REFab command will reduce RAA to 480.
120	4x	1.5x	7200ns	7.8us	480	RFM or REF command to this bank required before any activate command to this bank is legal, since $RAA = RAAMMT$ . Issuing one RFMpb or RFMab command will reduce RAA to 300 since $RAADEC = 1.5x$ . Issuing one REFpb or REFab command will reduce RAA to 360.

#### 4.48 Post Package Repair (PPR)

LPDDR4 supports Fail Row address repair as optional feature and it is readable through MR25 OP[7:0] PPR provides simple and easy repair method in the system and Fail Row address can be repaired by the electrical programming of Electrical-fuse scheme.

With PPR, LPDDR4 can correct 1Row per Bank.

Electrical-fuse cannot be switched back to un-fused states once it is programmed. The controller should prevent unintended the PPR mode entry and repair.

##### 4.48.1 Fail Row Address Repair


The following is procedure of PPR.

1. Before entering 'PPR' mode, All banks must be Precharged
2. Enable PPR using MR4 bit "OP4=1" and wait tMRD
3. Issue ACT command with Fail Row address
4. Wait tPGM to allow DRAM repair target Row Address internally then issue PRE
5. Wait tPGM\_Exit after PRE which allow DRAM to recognize repaired Row address RAn
6. Exit PPR with setting MR4 bit "OP4=0"
7. Issue RESET command after tPGMPST
8. Repeat steps in '3.3.2 Reset Initialization with Stable Power' section
9. In More than one fail address repair case, Repeat Step 2 to 8

Once PPR mode is exited, to confirm if target row is repaired correctly, host can verify by writing data into the target row and reading it back after PPR exit with MR4 [OP4=0] and tPGMPST.

#### 4.48.1 Fail Row Address Repair

Figure 169 shows PPR operation. The timing parameters are shown in Table 178.



- NOTE 1 During tPGM, any other commands (including refresh) are not allowed on each die.  
 NOTE 2 With one PPR command, only one row can be repaired at one time per die.  
 NOTE 3 RESET command is required at the end of every PPR procedure.  
 NOTE 4 During PPR, memory contents is not refreshed and may be lost.  
 NOTE 5 Assert Reset\_n below 0.2 X V<sub>DD2</sub>. Reset\_n needs to be maintained LOW for minimum tPW\_RESET. CKE must be pulled LOW at least 10ns before deasserting Reset\_n.  
 NOTE 6 After RESET command, follow steps 4 to 10 in 'Voltage Ramp and Device Initialization' section.  
 NOTE 7 Only DES command is allowed during tMRD.

Figure 160 — PPR Timing

Table 178 — PPR Timing Parameters

Parameter	Symbol	min	max	Unit	Note
PPR Programming Time	tPGM	1000	-	ms	
PPR Exit Time	tPGM_Exit	15	-	ns	
New Address Setting time	tPGMPST	50	-	us	
PPR Programming Clock	tCKPGM	1.25	-	ns	

## 5 Absolute Maximum DC Ratings

Stresses greater than those listed may cause permanent damage to the device.

This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Table 179 — Absolute Maximum DC Ratings**

Parameter	Symbol	Min	Max	Units	Notes
$V_{DD1}$ supply voltage relative to $V_{SS}$	$V_{DD1}$	-0.4	2.1	V	1
$V_{DD2}$ supply voltage relative to $V_{SS}$	$V_{DD2}$	-0.4	1.4	V	1
$V_{DDQ}$ supply voltage relative to $V_{SSQ}$	$V_{DDQ}$	-0.4	1.4	V	1
Voltage on any ball except $V_{DD1}$ relative to $V_{SS}$	VIN, VOUT	-0.4	1.4	V	
Storage Temperature	TSTG	-55	125	°C	2

NOTE 1 See "Power-Ramp" in Section 3.3, for relationships between power supplies.

NOTE 2 Storage Temperature is the case surface temperature on the center/top side of the LPDDR4 device. For the measurement conditions, please refer to JESD51-2.



## 6 AC and DC Operating Conditions

The operating conditions are provided in Table 180 through Table 183.

### 6.1 Recommended DC Operating Conditions

**Table 180 — Recommended DC Operating Conditions**

DRAM	Symbol	Min	Typ	Max	Unit	Notes
Core 1 Power	$V_{DD1}$	1.70	1.80	1.95	V	1,2
Core 2 Power/Input Buffer Power	$V_{DD2}$	1.06	1.10	1.17	V	1,2,3
I/O Buffer Power	$V_{DDQ}$	1.06	1.10	1.17	V	2,3

NOTE 1  $V_{DD1}$  uses significantly less current than  $V_{DD2}$ .  
 NOTE 2 The voltage range is for DC voltage only. DC is defined as the voltage supplied at the DRAM and is inclusive of all noise up to 20MHz at the DRAM package ball.  
 NOTE 3 VdIVW and TdIVW limits described elsewhere in this document apply for voltage noise on supply voltages of up to 45 mV (peak-to-peak) from DC to 20MHz.

### 6.2 Input Leakage Current

**Table 181 — Input Leakage Current**

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input Leakage current	$I_L$	-4	4	uA	1,2

NOTE 1 For CK\_t, CK\_c, CKE, CS, CA, ODT\_CA and RESET\_n. Any input  $0V \leq V_{IN} \leq V_{DD2}$  (All other pins not under test = 0V).  
 NOTE 2 CA ODT is disabled for CK\_t, CK\_c, CS, and CA.

### 6.3 Input/Output Leakage Current

**Table 182 — Input/Output Leakage Current**

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input/Output Leakage current	$I_{OZ}$	-5	5	uA	1,2

NOTE 1 For DQ, DQS\_t, DQS\_c and DMI. Any I/O  $0V \leq V_{OUT} \leq V_{DDQ}$ .  
 NOTE 2 I/Os status are disabled: High Impedance and ODT Off.

### 6.4 Operating Temperature Range

**Table 183 — Operating Temperature Range**

Parameter/Condition	Symbol	Min	Max	Unit
Standard	$T_{OPER}$	-25	85	C°
Elevated		85	105	C°

NOTE 1 Operating Temperature is the case surface temperature on the center-top side of the LPDDR4 device. For the measurement conditions, please refer to JESD51-2.  
 NOTE 2 Some applications require operation of LPDDR4 in the maximum temperature conditions in the Elevated Temperature Range between 85 °C and 105 °C case temperature. For LPDDR4 devices, derating may be necessary to operate in this range. See MR4.  
 NOTE 3 Either the device case temperature rating or the temperature sensor (see Section 4.37) may be used to set an appropriate refresh rate, determine the need for AC timing de-rating and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the  $T_{OPER}$  rating that applies for the Standard or Elevated Temperature Ranges. For example,  $T_{CASE}$  may be above 85 °C when the temperature sensor indicates a temperature of less than 85 °C.

## 7 AC and DC Input/Output Measurement levels

### 7.1 1.1 V High speed LVCMOS (HS\_LLVC MOS)

#### 7.1.1 Standard specifications

All voltages are referenced to ground except where noted.

#### 7.1.2 DC electrical characteristics


##### 7.1.2.1 LPDDR4 Input Level for CKE

This definition applies to CKE\_A/B. Table 184 provides the input level; Figure 161 shows the timing.

**Table 184 — LPDDR4 Input Level for CKE**

Parameter	Symbol	Min	Max	Unit	Note
Input high level (AC)	VIH(AC)	$0.75 \cdot V_{DD2}$	$V_{DD2} + 0.2$	V	1
Input low level (AC)	VIL(AC)	-0.2	$0.25 \cdot V_{DD2}$	V	1
Input high level (DC)	VIH(DC)	$0.65 \cdot V_{DD2}$	$V_{DD2} + 0.2$	V	
Input low level (DC)	VIL(DC)	-0.2	$0.35 \cdot V_{DD2}$	V	

NOTE 1 Refer LPDDR4 AC Over/Undershoot section.



**Figure 161 — LPDDR4 Input AC timing definition for CKE**


##### 7.1.2.2 LPDDR4 Input Level for Reset\_n and ODT\_CA

This definition applies to Reset\_n and ODT\_CA. Table 185 provides the input level; Figure 162 shows the timing.

**Table 185 — LPDDR4 Input Level for Reset\_n and ODT\_CA**

Parameter	Symbol	Min	Max	Unit	Note
Input high level	VIH	$0.80 \cdot V_{DD2}$	$V_{DD2} + 0.2$	V	1
Input low level	VIL	-0.2	$0.20 \cdot V_{DD2}$	V	1

NOTE 1 Refer LPDDR4 AC Over/Undershoot section.



**Figure 162 — LPDDR4 Input AC timing definition for Reset\_n and ODT\_CA**

7.1.3 AC Over/Undershoot  
7.1.3.1 LPDDR4 AC Over/Undershoot

Table 186 provides the specifications; Figure 163 shows the address and control pins.

Table 186 — LPDDR4 AC Over/Undershoot

Parameter	Specification
Maximum peak Amplitude allowed for overshoot area	0.35 V
Maximum peak Amplitude allowed for undershoot area	0.35 V
Maximum overshoot area above $V_{DD}/V_{DDQ}$	0.8 V-ns
Maximum undershoot area below $V_{SS}/V_{SSQ}$	0.8 V-ns




Figure 163 — AC Overshoot and Undershoot Definition for Address and Control Pins

[illegible]


### 7.2.2 Peak voltage calculation method

The peak voltage of Differential Clock signals are calculated in the following equation (see Figure 165).

$$\text{VIH.DIFF.Peak Voltage} = \text{Max}(f(t))$$

$$\text{VIL.DIFF.Peak Voltage} = \text{Min}(f(t))$$


$$f(t) = \text{VCK}_t - \text{VCK}_c$$



NOTES : 1.  $V_{REF\_CA}$  is LPDDR4 SDRAM internal setting value by  $V_{REF}$  Training.

**Figure 165 — Definition of differential Clock Peak Voltage**

The minimum input voltage needs to satisfy both Vinse\_CK, Vinse\_CK\_High/Low specification at input receiver. (See Figure 166 and Table 188.)



NOTES : 1.  $V_{\text{REF\_CA}}$  is LPDDR4 SDRAM internal setting value by  $V_{\text{REF}}$  Training.


**Figure 166 — Clock Single-Ended Input Voltage**

**Table 188 — Clock Single-Ended input voltage**

[illegible]

### 7.2.4 Differential Input Slew Rate Definition for Clock

Input slew rate for differential signals (CK<sub>t</sub>, CK<sub>c</sub>) are defined and measured as shown in Figure 167 and Table 189 through Table 191.



NOTES : 1. Differential signal rising edge from VILdiff\_CK to VIHdiff\_CK must be monotonic slope.  
2. Differential signal falling edge from VIHdiff\_CK to VILdiff\_CK must be monotonic slope.

**Figure 167 — Differential Input Slew Rate Definition for CK<sub>t</sub>, CK<sub>c</sub>**

**Table 189 — Differential Input Slew Rate Definition for CK<sub>t</sub>, CK<sub>c</sub>**

Description	From	To	Defined by
Differential input slew rate for rising edge(CK <sub>t</sub> - CK <sub>c</sub> )	VILdiff_CK	VIHdiff_CK	$ VILdiff\_CK - VIHdiff\_CK /\Delta TRdiff$
Differential input slew rate for falling edge(CK <sub>t</sub> - CK <sub>c</sub> )	VIHdiff_CK	VILdiff_CK	$ VILdiff\_CK - VIHdiff\_CK /\Delta TFdiff$


**Table 190 — Differential Input Level for CK<sub>t</sub>, CK<sub>c</sub>**

Parameter	Symbol	Data Rate						Unit	Note
		1600/1867		2133/2400/3200		3733/4266			
		Min	Max	Min	Max	Min	Max		
Differential Input High	VIHdiff_CK	175	-	155	-	145	-	mV	1
Differential Input Low	VILdiff_CK	-	-175	-	-155	-	-145	mV	1
NOTE 1 These requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column, 1600/1867.									

**Table 191 — Differential Input Slew Rate for CK<sub>t</sub>, CK<sub>c</sub>**

Parameter	Symbol	Data Rate						Unit	Note
		1600/1867 <sup>a</sup>		2133/2400/3200		3733/4266			
		Min	Max	Min	Max	Min	Max		
Differential Input Slew Rate for Clock	SRIdiff_CK	2	14	2	14	2	14	V/ns	

The cross point voltage of differential input signals (CK\_t, CK\_c) are shown in Figure 168 and must meet the requirements in Table 192. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the mid level.



**Table 192 — Cross point voltage for differential input signals (Clock)**

[illegible]



The minimum input voltage need to satisfy both Vindiff\_DQS and Vindiff\_DQS /2 specification at input receiver and their measurement period is 1UI(tCK/2). Vindiff\_DQS is the peak to peak voltage centered on 0 volts differential and Vindiff\_DQS /2 is max and min peak voltage from 0V. See Figure 169 and Table 193.

[illegible]


### 7.2.7 Peak voltage calculation method

The peak voltage of Differential DQS signals, shown in Figure 170, are calculated in a following equation.

$$\text{VIH.DIFF.Peak Voltage} = \text{Max}(f(t))$$

$$\text{VIL.DIFF.Peak Voltage} = \text{Min}(f(t))$$

$$f(t) = \text{VDQS}_t - \text{VDQS}_c$$



NOTES : 1.  $V_{\text{refDQ}}$  is LPDDR4 SDRAM internal setting value by Vref Training.

**Figure 170 — Definition of differential DQS Peak Voltage**

The minimum input voltage need to satisfy both Vinse\_DQS, Vinse\_DQS\_High/Low specification at input receiver, as shown in Figure 171 and Table 194.



**Figure 171 — DQS Single-Ended Input Voltage**

### Table 194 — DQS Single-Ended input voltage

[illegible]

Input slew rate for differential signals (DQS\_t, DQS\_c) are defined and measured as shown in Figure 172 and Table 195 through Table 197.




**Table 195 — Differential Input Slew Rate Definition for DQS<sub>t</sub>, DQS<sub>c</sub>**

**Table 196 — Differential Input Level for DQS<sub>t</sub>, DQS<sub>c</sub>**

**Table 197 — Differential Input Slew Rate for DQS\_t, DQS\_c**

Parameter	Symbol	Data Rate						Unit	Notes
		1600/1867		2133/2400/3200		3733/4266			
		Min	Max	Min	Max	Min	Max		
Differential Input Slew Rate	SRIdiff	2	14	2	14	2	14	V/ns	1
NOTE 1 The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column, 1600/1867.									

The cross point voltage of differential input signals (DQS\_t, DQS\_c) must meet the requirements in Table 198. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the mid level that is  $V_{REFDQ}$ , as shown in Figure 173.



### Figure 173 — Vix Definition (DQS)

Parameter	Symbol	Data Rate						Unit	Note
		1600/1867		2133/2400/3200		3733/4266			
		Min	Max	Min	Max	Min	Max		
DQS Differential input cross point voltage ratio	Vix_DQS_ratio	-	20	-	20	-	20	%	1,2,3
NOTE 1 The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column, 1600/1867.									
NOTE 2 Vix_DQS_Ratio is defined by this equation: $Vix\_DQS\_Ratio = Vix\_DQS\_FR /  Min(f(t)) $ .									
NOTE 3 Vix_DQS_Ratio is defined by this equation: $Vix\_DQS\_Ratio = Vix\_DQS\_RF / Max(f(t))$									

### 7.3 Input level for ODT(ca) input


The levels are provided in Table 199.

**Table 199 — LPDDR4 Input Level for ODT(ca)**

Symbol		Min	Max	Unit	Note
VIHODT	ODT Input High Level	0.75*V <sub>DD2</sub>	V <sub>DD2</sub> +0.2	V	
VILODT	ODT Input Low Level	-0.2	0.25*V <sub>DD2</sub>	V	

### 7.4 Single Ended Output Slew Rate

The slew rate is provided in Figure 174 and Table 200.



**Figure 174 — Single Ended Output Slew Rate Definition**

**Table 200 — Output Slew Rate (single-ended)**

Parameter	Symbol	Value		Units
		Min <sup>1</sup>	Max <sup>2</sup>	
Single-ended Output Slew Rate ( $VOH = V_{DDQ}/3$ )	SRQse	3.5	9	V/ns
Output slew-rate matching Ratio (Rise to Fall)	-	0.8	1.2	-

NOTE 1 Description:  
 SR: Slew Rate  
 Q: Query Output (like in DQ, which stands for Data-in, Query-Output)  
 se: Single-ended Signals

NOTE 2 Measured with output reference load.

NOTE 3 The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.

NOTE 4 The output slew rate for falling and rising edges is defined and measured between  $VOL(AC) = 0.2 \cdot VOH(DC)$  and  $VOH(AC) = 0.8 \cdot VOH(DC)$ .

NOTE 5 Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.

7.5 Differential Output Slew Rate

The slew rate is provided in Figure 175 and Table 201




Figure 175 — Differential Output Slew Rate Definition

Table 201 — Differential Output Slew Rate

Parameter	Symbol	Value		Units
		Min	Max	
Differential Output Slew Rate ( $VOH=V_{DDQ}/3$ )	SRQdiff	7	18	V/ns
<div>NOTE 1 Description: SR: Slew Rate Q: Query Output (like in DQ, which stands for Data-in, Query-Output) diff: Differential Signals</div> <div>NOTE 2 Measured with output reference load.</div> <div>NOTE 3 The output slew rate for falling and rising edges is defined and measured between VOL(AC)= -0.8*VOH(DC) and VOH(AC)= 0.8*VOH(DC).</div> <div>NOTE 4 Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.</div>				

7.6 Overshoot and Undershoot for LVSTL

The levels are provided in Table 202 and Figure 176.

Table 202 — AC Overshoot/Undershoot Specification

Parameter		Data Rate				Units
		1600	1866	3200	4266	
Maximum peak amplitude allowed for overshoot area. (See Figure 176)	Max	0.3	0.3	0.3	TBD	V
Maximum peak amplitude allowed for undershoot area. (See Figure 176)	Max	0.3	0.3	0.3	TBD	V
Maximum area above $V_{DD}$ . (See Figure 176)	Max	0.1	0.1	0.1	TBD	V-ns
Maximum area below $V_{SS}$ . (See Figure 176)	Max	0.1	0.1	0.1	TBD	V-ns
NOTE 1 $V_{DD2}$ stands for $V_{DD}$ for CA[5:0], CK_t, CK_c, CS_n, CKE and ODT. $V_{DD}$ stands for $V_{DDQ}$ for DQ, DMI, DQS_t and DQS_c.						
NOTE 2 $V_{SS}$ stands for $V_{SS}$ for CA[5:0], CK_t, CK_c, CS_n, CKE and ODT. $V_{SS}$ stands for $V_{SSQ}$ for DQ, DMI, DQS_t and DQS_c.						
NOTE 3 Maximum peak amplitude values are referenced from actual $V_{DD}$ and $V_{SS}$ values.						
NOTE 4 Maximum area values are referenced from maximum operating $V_{DD}$ and $V_{SS}$ values.						





Figure 176 — Overshoot and Undershoot Definition



## 7.7 LPDDR4 Driver Output Timing Reference load

These 'Timing Reference Loads' (Figure 177) are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.




**Note**

1. All output timing parameter values are reported with respect to this reference load.  
This reference load is also used to report slew rate.

**Figure 177 — Driver Output Reference Load for Timing and Slew Rate**

## 7.8 LVSTL(Low Voltage Swing Terminated Logic) IO System


LVSTL I/O cell is comprised of pull-up, pull-down driver and a terminator. The basic cell is shown in Figure 178.



**Figure 178 — LVSTL I/O Cell**

To ensure that the target impedance is achieved the LVSTL I/O cell is designed to calibrated as below procedure.

1. First calibrate the pull-down device against a  $240\ \Omega$  resistor to  $V_{DDQ}$  via the ZQ pin. (Figure 179.)
  - Set Strength Control to minimum setting.
  - Increase drive strength until comparator detects data bit is less than  $V_{DDQ}/2$ .
  - NMOS pull-down device is calibrated to  $240\ \Omega$ .




**Figure 179 — Pull-down calibration**

## 7.8 LVSTL(Low Voltage Swing Terminated Logic) IO System (Cont'd)

2. Then calibrate the pull-up device against the calibrated pull-down device. (Figure 180.)

- Set VOH target and NMOS controller ODT replica via MRS (VOH can be automatically controlled by ODT MRS).
- Set Strength Control to minimum setting.
- Increase drive strength until comparator detects data bit is greater than VOH target.
- NMOS pull-up device is now calibrated to VOH target.



**Figure 180 — Pull-up calibration**

## 8 Input/Output Capacitance

The input/output capacitance is provided in Table 203.

**Table 203 — Input/output capacitance**

Parameter	Symbol		LPDDR4 3200-533	LPDDR4 4266-3733	Units	Notes
Input capacitance, CK_t and CK_c	CCK	Min	0.5	TBD	pF	1,2
		Max	0.9	TBD	pF	1,2
Input capacitance delta, CK_t and CK_c	CDCK	Min	0.0	TBD	pF	1,2,3
		Max	0.09	TBD	pF	1,2,3
Input capacitance, All other input-only pins	CI	Min	0.5	TBD	pF	1,2,4
		Max	0.9	TBD	pF	1,2,4
Input capacitance delta, All other input-only pins	CDI	Min	-0.1	TBD	pF	1,2,5
		Max	0.1	TBD	pF	1,2,5
Input/output capacitance, DQ, DMI, DQS_t, DQS_c	CIO	Min	0.7	TBD	pF	1,2,6
		Max	1.3	TBD	pF	1,2,6
Input/output capacitance delta, DQS_t, DQS_c	CDDQS	Min	0.0	TBD	pF	1,2,7
		Max	0.1	TBD	pF	1,2,7
Input/output capacitance delta, DQ, DMI	CDIO	Min	-0.1	TBD	pF	1,2,8
		Max	0.1	TBD	pF	1,2,8
Input/output capacitance, ZQ pin	CZQ	Min	0.0	TBD	pF	1,2
		Max	5.0	TBD	pF	1,2

NOTE 1 This parameter applies to die device only (does not include package capacitance).

NOTE 2 This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with  $V_{DD1}$ ,  $V_{DD2}$ ,  $V_{DDQ}$ ,  $V_{SS}$ ,  $V_{SSQ}$  applied and all other pins floating.

NOTE 3 Absolute value of CCK\_t . CCK\_c.

NOTE 4 CI applies to CS\_n, CKE, CA0~CA5.

NOTE 5  $CDI = CI \cdot 0.5 \cdot (CCK\_t + CCK\_c)$

NOTE 6 DMI loading matches DQ and DQS.

NOTE 7 Absolute value of CDQS\_t and CDQS\_c.

NOTE 8  $CDIO = CIO - \text{Average}(CDQ_n, CDMI, CDQS\_t, CDQS\_c)$  in byte-lane.

## 9 IDD SPECIFICATION PARAMETERS AND TEST CONDITIONS

### 9.1 IDD Measurement Conditions

The following definitions are used within the IDD measurement tables unless stated otherwise:

LOW:  $V_{IN} \leq V_{IL(DC)} \text{ MAX}$

HIGH:  $V_{IN} \geq V_{IH(DC)} \text{ MIN}$

STABLE: Inputs are stable at a HIGH or LOW level

SWITCHING: See Table 204 and Table 205.

Table 204 through Table 216 provide the IDD measurement conditions.

**Table 204 — Definition of Switching for CA Input Signals**

Switching for CA								
CK_t edge	R1	R2	R3	R4	R5	R6	R7	R8
CKE	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH
CS	LOW	LOW	LOW	LOW	LOW	LOW	LOW	LOW
CA0	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA1	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA2	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA3	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA4	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA5	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH

NOTE 1 CS must always be driven LOW.

NOTE 2 50% of CA bus is changing between HIGH and LOW once per clock for the CA bus.

NOTE 3 The above pattern is used continuously during IDD measurement for IDD values that require switching on the CA bus.

**Table 205 — CA pattern for IDD4R for BL=16**

Clock Cycle Number	CKE	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	Read-1	L	H	L	L	L	L
N+1	HIGH	LOW		L	H	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	H	L	L	H	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	HIGH	Read-1	L	H	L	L	L	L
N+9	HIGH	LOW		L	H	L	L	H	L
N+10	HIGH	HIGH	CAS-2	L	H	L	L	H	H
N+11	HIGH	LOW		H	H	H	H	H	H
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L

NOTE 1 BA[2:0] = 010, C[9:4] = 000000 or 111111, Burst Order C[3:2] = 00 or 11 (Same as LPDDR3 IDD4R Spec)

NOTE 2 Difference from LPDDR3 Spec : CA pins are kept low with DES CMD to reduce ODT current.

## 9.1 IDD Measurement Conditions (Cont'd)

Table 206 — CA pattern for IDD4W for BL=16

Clock Cycle Number	CKE	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	Write-1	L	L	H	L	L	L
N+1	HIGH	LOW		L	H	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	H	L	L	H	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	HIGH	Write-1	L	L	H	L	L	L
N+9	HIGH	LOW		L	H	L	L	H	L
N+10	HIGH	HIGH	CAS-2	L	H	L	L	H	H
N+11	HIGH	LOW		L	L	H	H	H	H
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L

NOTE 1 BA[2:0] = 010, C[9:4] = 000000 or 111111 (Same as LPDDR3 IDD4W Spec.)

NOTE 2 Difference from LPDDR3 Spec :

1-No burst ordering

2-CA pins are kept low with DES CMD to reduce ODT current.

## 9.1 IDD Measurement Conditions (Cont'd)

Table 207 — Data Pattern for IDD4W (DBI off) for BL=16

DBI OFF Case										No. of 1's
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	0	0	0	6
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	1	1	1	1	1	1	1	1	0	8
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	0	0	0	6
BL27	1	1	1	1	0	0	0	0	0	4
BL28	1	1	1	1	1	1	1	1	0	8
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
No. of 1's	16	16	16	16	16	16	16	16		

NOTE 1 Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.

## 9.1 IDD Measurement Conditions (Cont'd)

Table 208 — Data Pattern for IDD4R (DBI off) for BL=16

DBI OFF Case										No. of 1's
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	1	1	0	8
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4
BL20	1	1	1	1	1	1	0	0	0	6
BL21	1	1	1	1	0	0	0	0	0	4
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	1	1	0	8
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	1	1	1	1	1	1	0	0	0	6
BL31	1	1	1	1	0	0	0	0	0	4
No. of 1's	16	16	16	16	16	16	16	16		

NOTE Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.



## 9.1 IDD Measurement Conditions (Cont'd)

Table 209 — Data Pattern for IDD4W (DBI on) for BL=16

DBI ON Case										No. of 1's
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	1	1	1	3
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	0	0	0	0	0	0	0	0	1	1
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	1	1	1	3
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	0	0	1	1
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
No. of 1's	8	8	8	8	8	8	16	16	8	

 DBI enabled burst

## 9.1 IDD Measurement Conditions (Cont'd)

Table 210 — Data Pattern for IDD4R (DBI on) for BL=16

DBI ON Case										No. of 1's
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	0	0	1	1
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	1	1	1	3
BL21	1	1	1	1	0	0	0	0	0	4
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	0	0	1	1
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	0	0	0	0	0	0	1	1	1	3
BL31	1	1	1	1	0	0	0	0	0	4
No. of 1's	8	8	8	8	8	8	16	16	8	

DBI enabled burst

## 9.1 IDD Measurement Conditions (Cont'd)

Table 211 — CA pattern for IDD4R for BL=32

Clock Cycle Number	CKE	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	Read-1	L	H	L	L	L	L
N+1	HIGH	LOW		L	H	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	H	L	L	H	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	LOW	DES	L	L	L	L	L	L
N+9	HIGH	LOW	DES	L	L	L	L	L	L
N+10	HIGH	LOW	DES	L	L	L	L	L	L
N+11	HIGH	LOW	DES	L	L	L	L	L	L
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L
N+16	HIGH	HIGH	Read-1	L	H	L	L	L	L
N+17	HIGH	LOW		L	H	L	L	H	L
N+18	HIGH	HIGH	CAS-2	L	H	L	L	H	H
N+19	HIGH	LOW		H	H	L	H	H	H
N+20	HIGH	LOW	DES	L	L	L	L	L	L
N+21	HIGH	LOW	DES	L	L	L	L	L	L
N+22	HIGH	LOW	DES	L	L	L	L	L	L
N+23	HIGH	LOW	DES	L	L	L	L	L	L
N+24	HIGH	LOW	DES	L	L	L	L	L	L
N+25	HIGH	LOW	DES	L	L	L	L	L	L
N+26	HIGH	LOW	DES	L	L	L	L	L	L
N+27	HIGH	LOW	DES	L	L	L	L	L	L
N+28	HIGH	LOW	DES	L	L	L	L	L	L
N+29	HIGH	LOW	DES	L	L	L	L	L	L
N+30	HIGH	LOW	DES	L	L	L	L	L	L
N+31	HIGH	LOW	DES	L	L	L	L	L	L

NOTE BA[2:0] = 010, C[9:5] = 00000 or 11111, Burst Order C[4:2] = 000 or 111.

## 9.1 IDD Measurement Conditions (Cont'd)

Table 212 — CA pattern for IDD4W for BL=32

Clock Cycle Number	CKE	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	Write-1	L	L	H	L	L	L
N+1	HIGH	LOW		L	H	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	H	L	L	H	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	LOW	DES	L	L	L	L	L	L
N+9	HIGH	LOW	DES	L	L	L	L	L	L
N+10	HIGH	LOW	DES	L	L	L	L	L	L
N+11	HIGH	LOW	DES	L	L	L	L	L	L
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L
N+16	HIGH	HIGH	Write-1	L	L	H	L	L	L
N+17	HIGH	LOW		L	H	L	L	H	L
N+18	HIGH	HIGH	CAS-2	L	H	L	L	H	H
N+19	HIGH	LOW		L	L	L	H	H	H
N+20	HIGH	LOW	DES	L	L	L	L	L	L
N+21	HIGH	LOW	DES	L	L	L	L	L	L
N+22	HIGH	LOW	DES	L	L	L	L	L	L
N+23	HIGH	LOW	DES	L	L	L	L	L	L
N+24	HIGH	LOW	DES	L	L	L	L	L	L
N+25	HIGH	LOW	DES	L	L	L	L	L	L
N+26	HIGH	LOW	DES	L	L	L	L	L	L
N+27	HIGH	LOW	DES	L	L	L	L	L	L
N+28	HIGH	LOW	DES	L	L	L	L	L	L
N+29	HIGH	LOW	DES	L	L	L	L	L	L
N+30	HIGH	LOW	DES	L	L	L	L	L	L
N+31	HIGH	LOW	DES	L	L	L	L	L	L

NOTE BA[2:0] = 010, C[9:5] = 00000 or 11111

## 9.1 IDD Measurement Conditions (Cont'd)

Table 213 — Data Pattern for IDD4W (DBI off) for BL=32

	DBI OFF Case									No. of 1's
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	0	0	0	6
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	1	1	1	1	1	1	1	1	0	8
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	0	0	0	6
BL27	1	1	1	1	0	0	0	0	0	4
BL28	1	1	1	1	1	1	1	1	0	8
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4

**Table 213 — Data Pattern for IDD4W (DBI off) for BL=32 (Cont'd)**

DBI OFF Case										No. of 1's
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
BL32	1	1	1	1	1	1	1	1	0	8
BL33	1	1	1	1	0	0	0	0	0	4
BL34	0	0	0	0	0	0	0	0	0	0
BL35	0	0	0	0	1	1	1	1	0	4
BL36	0	0	0	0	0	0	1	1	0	2
BL37	0	0	0	0	1	1	1	1	0	4
BL38	1	1	1	1	1	1	0	0	0	6
BL39	1	1	1	1	0	0	0	0	0	4
BL40	1	1	1	1	1	1	1	1	0	8
BL41	1	1	1	1	0	0	0	0	0	4
BL42	0	0	0	0	0	0	0	0	0	0
BL43	0	0	0	0	1	1	1	1	0	4
BL44	0	0	0	0	0	0	1	1	0	2
BL45	0	0	0	0	1	1	1	1	0	4
BL46	1	1	1	1	1	1	0	0	0	6
BL47	1	1	1	1	0	0	0	0	0	4
BL48	1	1	1	1	1	1	0	0	0	6
BL49	1	1	1	1	0	0	0	0	0	4
BL50	0	0	0	0	0	0	1	1	0	2
BL51	0	0	0	0	1	1	1	1	0	4
BL52	0	0	0	0	0	0	0	0	0	0
BL53	0	0	0	0	1	1	1	1	0	4
BL54	1	1	1	1	1	1	1	1	0	8
BL55	1	1	1	1	0	0	0	0	0	4
BL56	0	0	0	0	0	0	1	1	0	2
BL57	0	0	0	0	1	1	1	1	0	4
BL58	1	1	1	1	1	1	0	0	0	6
BL59	1	1	1	1	0	0	0	0	0	4
BL60	1	1	1	1	1	1	1	1	0	8
BL61	1	1	1	1	0	0	0	0	0	4
BL62	0	0	0	0	0	0	0	0	0	0
BL63	0	0	0	0	1	1	1	1	0	4
No. of 1's	32	32	32	32	32	32	32	32		

NOTE Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.

## 9.1 IDD Measurement Conditions (Cont'd)

Table 214 — Data Pattern for IDD4R (DBI off) for BL=32

DBI OFF Case										No. of 1's
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	0	0	0	6
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	1	1	1	1	1	1	1	1	0	8
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	0	0	0	6
BL27	1	1	1	1	0	0	0	0	0	4
BL28	1	1	1	1	1	1	1	1	0	8
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4

Table 214 — Data Pattern for IDD4R (DBI off) for BL=32 (Cont'd)

DBI OFF Case										No. of 1's
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
BL32	0	0	0	0	0	0	1	1	0	2
BL33	0	0	0	0	1	1	1	1	0	4
BL34	1	1	1	1	1	1	0	0	0	6
BL35	1	1	1	1	0	0	0	0	0	4
BL36	1	1	1	1	1	1	1	1	0	8
BL37	1	1	1	1	0	0	0	0	0	4
BL38	0	0	0	0	0	0	0	0	0	0
BL39	0	0	0	0	1	1	1	1	0	4
BL40	0	0	0	0	0	0	1	1	0	2
BL41	0	0	0	0	1	1	1	1	0	4
BL42	1	1	1	1	1	1	0	0	0	6
BL43	1	1	1	1	0	0	0	0	0	4
BL44	1	1	1	1	1	1	1	1	0	8
BL45	1	1	1	1	0	0	0	0	0	4
BL46	0	0	0	0	0	0	0	0	0	0
BL47	0	0	0	0	1	1	1	1	0	4
BL48	1	1	1	1	1	1	1	1	0	8
BL49	1	1	1	1	0	0	0	0	0	4
BL50	0	0	0	0	0	0	0	0	0	0
BL51	0	0	0	0	1	1	1	1	0	4
BL52	1	1	1	1	1	1	0	0	0	6
BL53	1	1	1	1	0	0	0	0	0	4
BL54	0	0	0	0	0	0	1	1	0	2
BL55	0	0	0	0	1	1	1	1	0	4
BL56	0	0	0	0	0	0	0	0	0	0
BL57	0	0	0	0	1	1	1	1	0	4
BL58	1	1	1	1	1	1	1	1	0	8
BL59	1	1	1	1	0	0	0	0	0	4
BL60	0	0	0	0	0	0	1	1	0	2
BL61	0	0	0	0	1	1	1	1	0	4
BL62	1	1	1	1	1	1	0	0	0	6
BL63	1	1	1	1	0	0	0	0	0	4
No. of 1's	32	32	32	32	32	32	32	32		

NOTE Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.



## 9.1 IDD Measurement Conditions (Cont'd)


Table 215 — Data Pattern for IDD4W (DBI on) for BL=32

DBI ON Case										No. of 1's
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	1	1	1	3
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	0	0	0	0	0	0	0	0	1	1
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	1	1	1	3
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	0	0	1	1
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4

 DBI enabled burst

Table 215 — Data Pattern for IDD4W (DBI on) for BL=32 (Cont'd)

DBI ON Case										No. of 1's
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
BL32	0	0	0	0	0	0	0	0	1	1
BL33	1	1	1	1	0	0	0	0	0	4
BL34	0	0	0	0	0	0	0	0	0	0
BL35	0	0	0	0	1	1	1	1	0	4
BL36	0	0	0	0	0	0	1	1	0	2
BL37	0	0	0	0	1	1	1	1	0	4
BL38	0	0	0	0	0	0	1	1	1	3
BL39	1	1	1	1	0	0	0	0	0	4
BL40	0	0	0	0	0	0	0	0	1	1
BL41	1	1	1	1	0	0	0	0	0	4
BL42	0	0	0	0	0	0	0	0	0	0
BL43	0	0	0	0	1	1	1	1	0	4
BL44	0	0	0	0	0	0	1	1	0	2
BL45	0	0	0	0	1	1	1	1	0	4
BL46	0	0	0	0	0	0	1	1	1	3
BL47	1	1	1	1	0	0	0	0	0	4
BL48	0	0	0	0	0	0	1	1	1	3
BL49	1	1	1	1	0	0	0	0	0	4
BL50	0	0	0	0	0	0	1	1	0	2
BL51	0	0	0	0	1	1	1	1	0	4
BL52	0	0	0	0	0	0	0	0	0	0
BL53	0	0	0	0	1	1	1	1	0	4
BL54	0	0	0	0	0	0	0	0	1	1
BL55	1	1	1	1	0	0	0	0	0	4
BL56	0	0	0	0	0	0	1	1	0	2
BL57	0	0	0	0	1	1	1	1	0	4
BL58	0	0	0	0	0	0	1	1	1	3
BL59	1	1	1	1	0	0	0	0	0	4
BL60	0	0	0	0	0	0	0	0	1	1
BL61	1	1	1	1	0	0	0	0	0	4
BL62	0	0	0	0	0	0	0	0	0	0
BL63	0	0	0	0	1	1	1	1	0	4
No. of 1's	16	16	16	16	16	16	32	32	16	



DBI enabled burst

## 9.1 IDD Measurement Conditions (Cont'd)

Table 216 — Data Pattern for IDD4R (DBI on) for BL=32

DBI ON Case										No. of 1's
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	1	1	1	3
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	0	0	0	0	0	0	0	0	1	1
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	1	1	1	3
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	0	0	1	1
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4



 DBI enabled burst

Table 216 — Data Pattern for IDD4R (DBI on) for BL=32 (Cont'd)

DBI ON Case										No. of 1's
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
BL32	0	0	0	0	0	0	1	1	0	2
BL33	0	0	0	0	1	1	1	1	0	4
BL34	0	0	0	0	0	0	1	1	1	3
BL35	1	1	1	1	0	0	0	0	0	4
BL36	0	0	0	0	0	0	0	0	1	1
BL37	1	1	1	1	0	0	0	0	0	4
BL38	0	0	0	0	0	0	0	0	0	0
BL39	0	0	0	0	1	1	1	1	0	4
BL40	0	0	0	0	0	0	1	1	0	2
BL41	0	0	0	0	1	1	1	1	0	4
BL42	0	0	0	0	0	0	1	1	1	3
BL43	1	1	1	1	0	0	0	0	0	4
BL44	0	0	0	0	0	0	0	0	1	1
BL45	1	1	1	1	0	0	0	0	0	4
BL46	0	0	0	0	0	0	0	0	0	0
BL47	0	0	0	0	1	1	1	1	0	4
BL48	0	0	0	0	0	0	0	0	1	1
BL49	1	1	1	1	0	0	0	0	0	4
BL50	0	0	0	0	0	0	0	0	0	0
BL51	0	0	0	0	1	1	1	1	0	4
BL52	0	0	0	0	0	0	1	1	1	3
BL53	1	1	1	1	0	0	0	0	0	4
BL54	0	0	0	0	0	0	1	1	0	2
BL55	0	0	0	0	1	1	1	1	0	4
BL56	0	0	0	0	0	0	0	0	0	0
BL57	0	0	0	0	1	1	1	1	0	4
BL58	0	0	0	0	0	0	0	0	1	1
BL59	1	1	1	1	0	0	0	0	0	4
BL60	0	0	0	0	0	0	1	1	0	2
BL61	0	0	0	0	1	1	1	1	0	4
BL62	0	0	0	0	0	0	1	1	1	3
BL63	1	1	1	1	0	0	0	0	0	4
No. of 1's	16	16	16	16	16	16	32	32	16	



DBI enabled burst

## 9.2 I<sub>DD</sub> Specifications

I<sub>DD</sub> values are for the entire operating voltage range, and all of them are for the entire standard range, with the exception of I<sub>DD6ET</sub> which is for the entire elevated temperature range. See Table 217.

**Table 217 — LPDDR4 I<sub>DD</sub> Specification Parameters and Operating Conditions**

Parameter/Condition	Symbol	Power Supply	Notes
Operating one bank active-precharge current: tCK = tCKmin; tRC = tRCmin; CKE is HIGH; CS is LOW between valid commands; CA bus inputs are switching; Data bus inputs are stable ODT disabled	I <sub>DD01</sub>	V <sub>DD1</sub>	
	I <sub>DD02</sub>	V <sub>DD2</sub>	
	I <sub>DD0Q</sub>	V <sub>DDQ</sub>	3
Idle power-down standby current: tCK = tCKmin; CKE is LOW; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stable ODT disabled	I <sub>DD2P1</sub>	V <sub>DD1</sub>	
	I <sub>DD2P2</sub>	V <sub>DD2</sub>	
	I <sub>DD2PQ</sub>	V <sub>DDQ</sub>	3
Idle power-down standby current with clock stop: CK <sub>t</sub> = LOW, CK <sub>c</sub> = HIGH; CKE is LOW; CS is LOW; All banks are idle; CA bus inputs are stable; Data bus inputs are stable ODT disabled	I <sub>DD2PS1</sub>	V <sub>DD1</sub>	
	I <sub>DD2PS2</sub>	V <sub>DD2</sub>	
	I <sub>DD2PSQ</sub>	V <sub>DDQ</sub>	3
Idle non power-down standby current: tCK = tCKmin; CKE is HIGH; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stable ODT disabled	I <sub>DD2N1</sub>	V <sub>DD1</sub>	
	I <sub>DD2N2</sub>	V <sub>DD2</sub>	
	I <sub>DD2NQ</sub>	V <sub>DDQ</sub>	3
Idle non power-down standby current with clock stopped: CK <sub>t</sub> = LOW; CK <sub>c</sub> = HIGH; CKE is HIGH; CS is LOW; All banks are idle; CA bus inputs are stable; Data bus inputs are stable ODT disabled	I <sub>DD2NS1</sub>	V <sub>DD1</sub>	
	I <sub>DD2NS2</sub>	V <sub>DD2</sub>	
	I <sub>DD2NSQ</sub>	V <sub>DDQ</sub>	3

**Table 217 — LPDDR4  $I_{DD}$  Specification Parameters and Operating Conditions (Cont'd)**

Parameter/Condition	Symbol	Power Supply	Notes
Active power-down standby current: tCK = tCKmin; CKE is LOW; CS is LOW; One bank is active; CA bus inputs are switching; Data bus inputs are stable ODT disabled	$I_{DD3P1}$	$V_{DD1}$	
	$I_{DD3P2}$	$V_{DD2}$	
	$I_{DD3PQ}$	$V_{DDQ}$	3
Active power-down standby current with clock stop: CK_t=LOW, CK_c=HIGH; CKE is LOW; CS is LOW; One bank is active; CA bus inputs are stable; Data bus inputs are stable ODT disabled	$I_{DD3PS1}$	$V_{DD1}$	
	$I_{DD3PS2}$	$V_{DD2}$	
	$I_{DD3PSQ}$	$V_{DDQ}$	4
Active non-power-down standby current: tCK = tCKmin; CKE is HIGH; CS is LOW; One bank is active; CA bus inputs are switching; Data bus inputs are stable ODT disabled	$I_{DD3N1}$	$V_{DD1}$	
	$I_{DD3N2}$	$V_{DD2}$	
	$I_{DD3NQ}$	$V_{DDQ}$	4
Active non-power-down standby current with clock stopped: CK_t=LOW, CK_c=HIGH; CKE is HIGH; CS is LOW; One bank is active; CA bus inputs are stable; Data bus inputs are stable ODT disabled	$I_{DD3NS1}$	$V_{DD1}$	
	$I_{DD3NS2}$	$V_{DD2}$	
	$I_{DD3NSQ}$	$V_{DDQ}$	4
Operating burst READ current: tCK = tCKmin; CS is LOW between valid commands; One bank is active; BL = 16 or 32; RL = RL(MIN); CA bus inputs are switching; 50% data change each burst transfer ODT disabled	$I_{DD4R1}$	$V_{DD1}$	
	$I_{DD4R2}$	$V_{DD2}$	
	$I_{DD4RQ}$	$V_{DDQ}$	5

**Table 217 — LPDDR4  $I_{DD}$  Specification Parameters and Operating Conditions (Cont'd)**

Parameter/Condition	Symbol	Power Supply	Notes
Operating burst WRITE current: tCK = tCKmin; CS is LOW between valid commands; One bank is active; BL = 16 or 32; WL = WLmin; CA bus inputs are switching; 50% data change each burst transfer ODT disabled	$I_{DD4W1}$	$V_{DD1}$	
	$I_{DD4W2}$	$V_{DD2}$	
	$I_{DD4WQ}$	$V_{DDQ}$	4
All bank REFRESH Burst current: tCK = tCKmin; CKE is HIGH between valid commands; tRC = tRFCabmin; Burst refresh; CA bus inputs are switching; Data bus inputs are stable; ODT disabled	$I_{DD51}$	$V_{DD1}$	
	$I_{DD52}$	$V_{DD2}$	
	$I_{DD5Q}$	$V_{DDQ}$	4
All bank REFRESH Average current: tCK = tCKmin; CKE is HIGH between valid commands; tRC = tREFI; CA bus inputs are switching; Data bus inputs are stable; ODT disabled	$I_{DD5AB1}$	$V_{DD1}$	
	$I_{DD5AB2}$	$V_{DD2}$	
	$I_{DD5ABQ}$	$V_{DDQ}$	4
Per bank REFRESH Average current: tCK = tCKmin; CKE is HIGH between valid commands; tRC = tREFI/8; CA bus inputs are switching; Data bus inputs are stable; ODT disabled	$I_{DD5PB1}$	$V_{DD1}$	
	$I_{DD5PB2}$	$V_{DD2}$	
	$I_{DD5PBQ}$	$V_{DDQ}$	4
Power Down Self Refresh current (-25 °C to +85 °C): CK_t=LOW, CK_c=HIGH; CKE is LOW; CA bus inputs are stable; Data bus inputs are stable; Maximum 1x Self Refresh Rate; ODT disabled	$I_{DD61}$	$V_{DD1}$	6,7,8,10
	$I_{DD62}$	$V_{DD2}$	6,7,8,10
	$I_{DD6Q}$	$V_{DDQ}$	4,6,7,8,10

**Table 217 — LPDDR4  $I_{DD}$  Specification Parameters and Operating Conditions (Cont'd)**

Parameter/Condition	Symbol	Power Supply	Notes
Power Down Self Refresh current (+85 °C to +105 °C): CK_t=LOW, CK_c=HIGH; CKE is LOW; CA bus inputs are stable; Data bus inputs are stable; Maximum 1x Self Refresh Rate; ODT disabled	$I_{DD6ET1}$	$V_{DD1}$	7,8,11
	$I_{DD6ET2}$	$V_{DD2}$	7,8,11
	$I_{DD6ETQ}$	$V_{DDQ}$	4,7,8,11
<p>NOTE 1 Published <math>I_{DD}</math> values are the maximum of the distribution of the arithmetic mean.</p> <p>NOTE 2 ODT disabled: MR11[2:0] = 000B.</p> <p>NOTE 3 <math>I_{DD}</math> current specifications are tested after the device is properly initialized.</p> <p>NOTE 4 Measured currents are the summation of <math>V_{DDQ}</math> and <math>V_{DD2}</math>.</p> <p>NOTE 5 Guaranteed by design with output load = 5pF and <math>R_{ON} = 40 \Omega</math>.</p> <p>NOTE 6 The 1x Self Refresh Rate is the rate at which the LPDDR4 device is refreshed internally during Self Refresh, before going into the elevated Temperature range.</p> <p>NOTE 7 This is the general definition that applies to full array Self Refresh.</p> <p>NOTE 8 Supplier data sheets may contain additional Self Refresh <math>I_{DD}</math> values for temperature subranges within the Standard or elevated Temperature Ranges.</p> <p>NOTE 9 For all <math>I_{DD}</math> measurements, <math>V_{IHCKE} = 0.8 \times V_{DD2}</math>, <math>V_{ILCKE} = 0.2 \times V_{DD2}</math>.</p> <p>NOTE 10 <math>I_{DD6}</math> 85 °C is guaranteed, <math>I_{DD6}</math> 45 °C is typical of the distribution of the arithmetic mean.</p> <p>NOTE 11 <math>I_{DD6ET}</math> is a typical value, is sampled only, and is not tested.</p> <p>NOTE 12 Dual Channel devices are specified in dual channel operation (both channels operating together).</p>			



---

## 10 Electrical Characteristics and AC Timing

---

### 10.1 Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the LPDDR4 device.

#### 10.1.1 Definition for tCK(avg) and nCK

tCK(avg) is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.

$$tCK(avg) = \left( \sum_{j=1}^N tCK_j \right) / N$$

*where*       $N = 200$

Unit 'tCK(avg)' represents the actual clock average tCK(avg) of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges. tCK(avg) may change by up to +/-1% within a 100 clock cycle window, provided that all jitter and timing specs are met.

#### 10.1.2 Definition for tCK(abs)

tCK(abs) is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge.

tCK(abs) is not subject to production test.

#### 10.1.3 Definition for tCH(avg) and tCL(avg)

tCH(avg) is defined as the average high pulse width, as calculated across any consecutive 200 high pulses.

$$tCH(avg) = \left( \sum_{j=1}^N tCH_j \right) / (N \times tCK(avg))$$

*where*       $N = 200$

tCL(avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$tCL(avg) = \left( \sum_{j=1}^N tCL_j \right) / (N \times tCK(avg))$$

*where*       $N = 200$

**10.1.4 Definition for tCH(abs) and tCL(abs)**

tCH(abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge.

tCL(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge.

Both tCH(abs) and tCL(abs) are not subject to production test.

**10.1.5 Definition for tJIT(per)**

tJIT(per) is the single period jitter defined as the largest deviation of any signal tCK from tCK(avg).

$tJIT(per) = \text{Min/max of } \{tCK_i - tCK(avg) \text{ where } i = 1 \text{ to } 200\}.$

tJIT(per),act is the actual clock jitter for a given system.

tJIT(per),allowed is the specified allowed clock period jitter.

tJIT(per) is not subject to production test.

**10.1.6 Definition for tJIT(cc)**

tJIT(cc) is defined as the absolute difference in clock period between two consecutive clock cycles.

$tJIT(cc) = \text{Max of } \{tCK(i+1) - tCK(i)\}.$

tJIT(cc) defines the cycle to cycle jitter.

tJIT(cc) is not subject to production test.

**10.2 Clock Timing**

Clock timing is presented in Table 218.

**Table 218 — Clock AC Timings**

Parameter	Symbol	LPDDR4-1600		LPDDR4-2400		LPDDR4-3200		LPDDR4-4266		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Clock Timing											
Average clock period	tCK(avg)	1.25	100	0.833	100	0.625	100	0.468	100	ns	
Average High pulse width	tCH(avg)	0.46	0.54	0.46	0.54	0.46	0.54	TBD	TBD	tCK(avg)	
Average Low pulse width	tCL(avg)	0.46	0.54	0.46	0.54	0.46	0.54	TBD	TBD	tCK(avg)	
Absolute clock period	tCK(abs)	tCK(avg) MIN + tJIT(per) MIN	-	tCK(avg) MIN + tJIT(per) MIN	-	tCK(avg) MIN + tJIT(per) MIN	-	tCK(avg) MIN + tJIT(per) MIN	-	ns	
Absolute High clock pulse width	tCH(abs)	0.43	0.57	0.43	0.57	0.43	0.57	TBD	TBD	tCK(avg)	
Absolute Low clock pulse width	tCL(abs)	0.43	0.57	0.43	0.57	0.43	0.57	TBD	TBD	tCK(avg)	
Clock period jitter	tJIT(per)	-70	70	-50	50	-40	40	-	TBD	ps	
Maximum Clock Jitter between consecutive cycles	tJIT(cc)	-	140	-	100	-	80	-	TBD	ps	

**Table 218 — Clock AC Timings (Cont'd)**

Parameter	Symbol	LPDDR4-1600		LPDDR4-2400		LPDDR4-3200		LPDDR4-4266		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Clock Timing											
Average clock period	tCK(avg)	1.25	100	0.833	100	0.625	100	0.468	100	ns	
Average High pulse width	tCH(avg)	0.46	0.54	0.46	0.54	0.46	0.54	TBD	TBD	tCK(avg)	
Average Low pulse width	tCL(avg)	0.46	0.54	0.46	0.54	0.46	0.54	TBD	TBD	tCK(avg)	
Absolute clock period	tCK(abs)	tCK(avg) MIN + tJIT(per) MIN	-	tCK(avg) MIN + tJIT(per) MIN	-	tCK(avg) MIN + tJIT(per) MIN	-	tCK(avg) MIN + tJIT(per) MIN	-	ns	
Absolute High clock pulse width	tCH(abs)	0.43	0.57	0.43	0.57	0.43	0.57	TBD	TBD	tCK(avg)	
Absolute Low clock pulse width	tCL(abs)	0.43	0.57	0.43	0.57	0.43	0.57	TBD	TBD	tCK(avg)	
Clock period jitter	tJIT(per)	-70	70	-50	50	-40	40	-	TBD	ps	
Maximum Clock Jitter between consecutive cycles	tJIT(cc)	-	140	-	100	-	80	-	TBD	ps	

### 10.3 Temperature Derating for AC timing

Temperature derating is shown in Table 219.

### Table 219 — Temperature Derating AC Timing

Parameter	Symbol	Min/ Max	Data Rate									Unit	Note
			533	1066	1600	2133	2667	3200	3733	4267			
Temperature Derating													1
DQS output access time from CK_t/CK_c (derated)	tDQSCK	MAX	3600									ps	
RAS-to-CAS delay (derated)	tRCD	MIN	tRCD + 1.875									ns	
ACTIVATE-to- ACTIVATE command period (derated)	tRC	MIN	tRC + 3.75									ns	
Row active time (derated)	tRAS	MIN	tRAS + 1.875									ns	
Row precharge time (derated)	tRP	MIN	tRP + 1.875									ns	
Active bank A to active bank B (derated)	tRRD	MIN	tRRD + 1.875									ns	

NOTE 1 Timing derating applies for operation at 85 °C to 105 °C.

## 10.4 CA Rx voltage and timing

The command and address (CA) including CS input receiver compliance mask for voltage and timing is shown in Figure 181. All CA, CS signals apply the same compliance mask and operate in single data rate mode.

The CA input receiver mask for voltage and timing is shown in Figure 182 is applied across all CA pins. The receiver mask (Rx Mask) defines the area that the input signal must not encroach in order for the DRAM input receiver to be expected to be able to successfully capture a valid input signal; it is not the valid data-eye.




Figure 181 — CA Receiver (Rx) mask





Figure 182 — Across pin  $V_{REF}$  CA voltage variation


$V_{cent\_CA}(\text{pin mid})$  is defined as the midpoint between the largest  $V_{cent\_CA}$  voltage level and the smallest  $V_{cent\_CA}$  voltage level across all CA and CS pins for a given DRAM component. Each CA  $V_{cent}$  level is defined by the center, i.e., widest opening, of the cumulative data input eye as depicted in Figure 182. This clarifies that any DRAM component level variation must be accounted for within the DRAM CA Rx mask. The component level  $V_{REF}$  will be set by the system to account for  $R_{on}$  and ODT settings.

#### 10.4 CA Rx voltage and timing (Cont'd)



**Figure 183 — CA Timings at the DRAM Pins**

All of the timing terms in Figure 184 are measured from the CK\_t/CK\_c to the center (midpoint) of the TcIVW window taken at the VcIVW\_total voltage levels centered around Vcent\_CA (pin mid).



Note

1.  $SRIN_{cIVW} = VcIVW_{Total} / (tr + tf)$ , signal must be monotonic within tr and tf range.

**Figure 184 — CA TcIPW and SRIN\_cIVW definition (for each input pulse)**

## 10.4 CA Rx voltage and timing (Cont'd)

The CA VHL\_AC definition is provided in Figure 185. The DRAM CMD/ADR, CS is shown in Table 220.




Figure 185 — CA VHL\_AC definition (for each input pulse)

Table 220 — DRAM CMD/ADR, CS

Symbol	Parameter	DQ-1333		DQ-1600/1867		DQ-3200		DQ-4266		Unit	NOTE
		min	max	min	max	min	max	min	max		
VcIVW	Rx Mask voltage - p-p	-	175	-	175	-	155	-	145	mV	1,2,3,4
TcIVW	Rx timing window	-	0.3	-	0.3	-	0.3	-	0.3	UI	1,2,3,4,9
VIHL_AC	CA AC input pulse amplitude pk-pk	210	-	210	-	190	-	180	-	mV	1,5,8
TcIPW	CA input pulse width	0.55		0.55		0.6		0.6		UI	2,6,9
SRIN_cIVW	Input Slew Rate over VcIVW	1	7	1	7	1	7	1	7	V/ns	1,7

NOTE 1 The Rx voltage and absolute timing requirements apply for DQ operating frequencies at or below 1333 for all speed bins. For example the TcIVW(ps) = 450ps at or below 1333 operating frequencies.

NOTE 2 CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift.

NOTE 3 Rx mask voltage VcIVW total(max) must be centered around Vcent\_CA(pin mid).

NOTE 4 Vcent\_CA must be within the adjustment range of the CA internal Vref.

NOTE 5 CA only input pulse signal amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent\_CA(pin mid) such that VIHL\_AC/2 min must be met both above and below Vcent\_CA.

NOTE 6 CA only minimum input pulse width defined at the Vcent\_CA(pin mid).

NOTE 7 Input slew rate over VcIVW Mask centered at Vcent\_CA(pin mid).

NOTE 8 VIHL\_AC does not have to be met when no transitions are occurring.

NOTE 9 UI=tck(avg)min

## 10.5 DRAM Data Timing

The DRAM data timing is shown in Figure 186 and Figure 187, and Table 221.




Figure 186 — Read data timing definitions  $t_{QH}$  and  $t_{DQSQ}$  across all DQ signals per DQS group

10.5 DRAM Data Timing (Cont'd)




Figure 187 — Read data timing  $t_{QW}$  valid window defined per DQ signal



## 10.5 DRAM Data Timing (Cont'd)

**Table 221 — Read output timings**

Parameter	Symbol	LPDDR4-1600/1867		LPDDR4-2133/2400		LPDDR4-3200		LPDDR4-4266		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Data Timing											
DQS_t,DQS_c to DQ Skew total, per group, per access (DBIDisabled)	tDQSQ	-	0.18	-	0.18	-	0.18	-	0.18	UI	1
DQ output hold time total from DQS_t, DQS_c (DBI-Disabled)	tQH	min(tQSH, tQSL)	-	min(tQSH, tQSL)	-	min(tQSH, tQSL)	-	min(tQSH, tQSL)	-	UI	1
DQ output window time total, per pin (DBI-Disabled)	tQW_total	0.75	-	0.73	-	0.7	-	0.7	-	UI	1,4
DQ output window time deterministic, per pin (DBIDisabled)	tQW_dj	tbd	-	tbd	-	tbd	-	tbd	-	UI	1,3,4
DQS_t,DQS_c to DQ Skew total,per group, per access (DBI-Enabled)	tDQSQ_DBI	-	0.18	-	0.18	-	0.18	-	0.18	UI	1
DQ output hold time total from DQS_t, DQS_c (DBI-Enabled)	tQH_DBI	min(tQSH_DBI, tQSL_DBI)	-	min(tQSH_DBI, tQSL_DBI)	-	min(tQSH_DBI, tQSL_DBI)	-	min(tQSH_DBI, tQSL_DBI)	tbd	UI	1
DQ output window time total, per pin (DBI-Enabled)	tQW_total_DBI	0.75	-	0.73	-	0.70	-	0.70	-	UI	1,4

**Table 221 — Read output timings (Cont'd)**

Parameter	Symbol	LPDDR4-1600/1867		LPDDR4-2133/2400		LPDDR4-3200		LPDDR4-4266		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Data Strobe Timing											
DQS, DQS# differential output low time (DBI-Disabled)	tQSL	tCL(abs) -0.05	-	tCL(abs) -0.05	-	tCL(abs) -0.05	-	tCL(abs) -0.05	-	tCK(avg)	4,5
DQS, DQS# differential output high time (DBI-Disabled)	tQSH	tCH(abs) -0.05	-	tCH(abs) -0.05	-	tCH(abs) -0.05	-	tCH(abs) -0.05	-	tCK(avg)	4,6
DQS, DQS# differential output low time (DBI-Enabled)	tQSL_DBI	tCL(abs) -0.045	-	tCL(abs) -0.045	-	tCL(abs) -0.045	-	tCL(abs) -0.045	-	tCK(avg)	5,7
DQS, DQS# differential output high time (DBI-Enabled)	tQSH_DBI	tCH(abs) -0.045	-	tCH(abs) -0.045	-	tCH(abs) -0.045	-	tCH(abs) -0.045	-	tCK(avg)	6,7
NOTE 1 Unit UI = tCK(avg)/min/2											
NOTE 2 The deterministic component of the total timing. Measurement method tbd.											
NOTE 3 This parameter will be characterized and guaranteed by design.											
NOTE 4 This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.											
NOTE 5 tQSL describes the instantaneous differential output low pulse width on DQS_t - DQS_c, as it measured the next rising edge from an arbitrary falling edge.											
NOTE 6 tQSH describes the instantaneous differential output high pulse width on DQS_t - DQS_c, as it measured the next rising edge from an arbitrary falling edge.											
NOTE 7 This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.											
NOTE 8 The Tx voltage and absolute timing requirements at 1600Mbps apply for all DQ operating frequencies for speed bins which is less than 1600Mbps.											

## 10.6 DQ Rx voltage and timing

The DQ input receiver mask for voltage and timing is shown Figure 188 is applied per pin. The "total" mask ( $V_{dIVW\_total}$ ,  $T_{dIVW\_total}$ ) defines the area the input signal must not encroach in order for the DQ input receiver to successfully capture an input signal with a BER of lower than tbd. The mask is a receiver property and it is not the valid data-eye.




Figure 188 — DQ Receiver(Rx) mask





Figure 189 — Across pin Vref DQ voltage variation

$V_{cent\_DQ}(pin\_mid)$  is defined as the midpoint between the largest  $V_{cent\_DQ}$  voltage level and the smallest  $V_{cent\_DQ}$  voltage level across all DQ pins for a given DRAM component. Each DQ  $V_{cent}$  is defined by the center, i.e., widest opening, of the cumulative data input eye as depicted in Figure 189. This clarifies that any DRAM component level variation must be accounted for within the DRAM Rx mask. The component level Vref will be set by the system to account for Ron and ODT settings.

## 10.6 DQ Rx voltage and timing (Cont'd)

Figure 190 shows timing at the DRAM pins, referenced from the internal latch.




**Figure 190 — DQ to DQS  $t_{DQS2DQ}$  and  $t_{DQ2DQ}$  Timings at the DRAM pins  
referenced from the internal latch**

10.6 DQ Rx voltage and timing (Cont'd)

Figure 191 provides the DQ TdIPW and SRIN\_dIVW definition.

Figure 192 provides the DQ VIH<sub>L</sub>\_AC definition.

Table 222 shows DRAM DQs In Receive Mode



Note  
1.  $SRIN\_dIVW = VdIVW\_Total / (tr \text{ or } tf)$ , signal must be monotonic within tr and tf range.

Figure 191 — DQ TdIPW and SRIN\_dIVW definition (for each input pulse)




Figure 192 — DQ VIH<sub>L</sub>\_AC definition (for each input pulse)

## 10.6 DQ Rx voltage and timing (Cont'd)

**Table 222 — DRAM DQs In Receive Mode**

Symbol	Parameter	1600/1867		2133/2400		3200		4266		Unit	NOTE
		min	max	min	max	min	max	min	max		
VdIVW_total	Rx Mask voltage - p-p total	-	140	-	140	-	140	-	120	mV	1,2,3,4,5
TdIVW_total	Rx timing window total (At VdIVW voltage levels)	-	0.22	-	0.22	-	0.25	-	0.25	UI	1,2,3,5,18
TdIVW_1bit	Rx timing window 1 bit toggle (At VdIVW voltage levels)	-	TBD	-	TBD	-	TBD	-	TBD	UI	1,2,3,5, 13,18
VIHL_AC	DQ AC input pulse amplitude pk-pk	180	-	180	-	180	-	170	-	mV	1,6,14
TdIPW DQ	Input pulse width (At Vcent_DQ)	0.45		0.45		0.45		0.45		UI	1,7,18
tDQS2DQ	DQ to DQS offset	200	800	200	800	200	800	200	800	ps	1,8
tDQ2DQ	DQ to DQ offset	-	30	-	30	-	30	-	30	ps	1,9
tDQS2DQ_temp	DQ to DQS offset temperature variation	-	0.6	-	0.6	-	0.6	-	0.6	ps/°C	1,10
tDQS2DQ_volt	DQ to DQS offset voltage variation	-	33	-	33	-	33	-	33	ps/50 mV	1,11
SRIN_dIVW	Input Slew Rate over VdIVW_total	1	7	1	7	1	7	1	7	V/ns	1,12
tDQS2DQ_rank2rank	DQ to DQS offset rank to rank variation	-	200	-	200	-	200	-	200	ps	1,15,16,17

**Table 222 — DRAM DQs In Receive Mode (Cont'd)**

[illegible]

## Annex A (informative) Differences Between Revisions

This table briefly describes most of the changes made to entries that appear in this standard, JESD209-4D, compared to its predecessor, JESD209-4C. If the change to a concept involves any words added or deleted (excluding deletion of accidentally repeated words), it is included. Some punctuation changes are not included.

Page	Term and description of change
21	Updated Section 2.3.14 LPDDR4/4X 254 ball NAND MCP Two-Channel FBGA (top view) using MO-276
27	Updated Section 3. Functional Description
28	Updated Table 3 — LPDDR4 SDRAM x16 mode Addressing for Dual Channel SDRAM Die
29	Updated Table 3 — LPDDR4 SDRAM x16 mode Addressing for Dual Channel SDRAM Die
30	Updated Table 4 — LPDDR4 SDRAM x16 mode Addressing for Single Channel SDRAM Die
31	Updated Table 4 — LPDDR4 SDRAM x16 mode Addressing for Single Channel SDRAM Die
32	Updated Table 5 — LPDDR4 SDRAM Byte (x8) mode Addressing for Dual Channel SDRAM Die
33	Updated Table 5 — LPDDR4 SDRAM Byte (x8) mode Addressing for Dual Channel SDRAM Die
34	Updated Table 6 — LPDDR4 SDRAM Byte (x8) mode Addressing for Single Channel SDRAM Die
35	Updated Table 6 — LPDDR4 SDRAM Byte (x8) mode Addressing for Single Channel SDRAM Die
39	Updated Figure 8 — Power Ramp and Initialization Sequence
43	Updated Table 13 — Mode Register Assignment in LPDDR4 SDRAM
44	Updated Table 15 — MR0 Register Functions
45	Updated Table 16 — MR1 Register Information (MA[5:0] = 01H)
46	Updated Table 16 — MR1 Register Information (MA[5:0] = 01H)
70	Updated Table 70 — MR24 Register Information (MA[7:0]=18H) Updated Table 71 — MR24 Register Functions
72	Added Table 74 — MR26 Register Information (MA[7:0]=1AH) Added Table 75 — MR26 Register Functions
75	Added Table 82 — MR36 Register Information (MA[7:0]=1BH) Added Table 83 — MR36 Register Functions
96	Updated Figure 27 — Burst Write Operation
97	Updated Figure 28 — Burst Write Followed by Burst Read
142	Added Section 4.17.3 Scaling Parameters
154	Updated Table 114 — Bank and Refresh counter increment behavior
268	Updated Section 4.43 Output Driver and Termination Resistor Temperature and Voltage Sensitivity Updated Table 172 — Output Driver and Termination Resistor Sensitivity Definition Updated Table 173 — Output Driver and Termination Resistor Temperature and Voltage Sensitivity
278	Updated Table 175 — Command Truth Table
279	Updated Table 175 — Command Truth Table
280-282	Removed Section 4.47 TRR Mode - Target Row Refresh Added Section 4.47 Refresh Management Command
284	Updated Figure 160 — PPR Timing
285	Updated Table 179 — Absolute Maximum DC Ratings
290	Figure 165 — Definition of differential Clock Peak Voltage



**Annex A Differences Between Revisions D and C (Cont'd)**

<b>Page</b>	<b>Term and description of change</b>
291	Updated Figure 166 — Clock Single-Ended Input Voltage
293	Updated Figure 168 — Vix Definition (Clock)
335	Updated Table 221 — Read output timings

**Annex A.1 Differences Between Revisions C and B**

This table briefly describes most of the changes made to entries that appear in this standard, JESD209-4C, compared to its predecessor, JESD209-4B.

<b>Page</b>	<b>Term and description of change</b>
11	Item 1847.12 add 200-ball 1CHx16 Discrete Package, 0.80mm x 0.65mm using MO-311
126-272	Item 1847.22, WDQS Read based differential updates on all WDQS related timing charts
165-166	Item 1819.20D, Refresh Requirements
167	Item 1819.21A, add read to SRE timing example
170	Item 1847.16, 19.21A, add Partial Array Self-Refresh (PASR)
284	Item 1819.30 match commands during LPDDR4 clock stop and frequency change, remove tWRA
301	Editorial change on Clock Vix update proposed by Rensas approved by TG Feb. 21 <sup>st</sup> , 2019
313	Editorial change on CDIO note 8, proposed by Micron approved by TG Oct. 25 <sup>th</sup> , 2018

**Annex A.2 Differences Between Revisions B and A**

This table briefly describes most of the changes made to entries that appear in this standard, JESD209-4B, compared to its predecessor, JESD209-4A..

<b>Page</b>	<b>Term and description of change</b>
5	Extended the range of devices to which this specification applies.
7	Added Pad Order for single channel.
8	272 ball package (MO-273) was updated.
9	Added 376 ball package (MO-317A).
10	Added 144 ball Package (MO-323A).
11-12	200 ball package (MO-311) was updated.
13	203 ball package (MO-311) was updated.
14	432-ball package (MO-313) was updated.
15	324 Ball package (MO-315) was updated.
16	275 ball package (MO-276) was updated.
17	Added 254 ball eMMC MCP Two-Channel FBGA package (MO-276).
18	Added 254 ball UFS MCP Two-Channel FBGA package (MO-276).
19	Added 254 ball eMMC MCP One Channel FBGA package (MO-276).
20	Added the information of Byte-Mode Packaging.
21	Added the information of Byte-Mode ZQ wiring.

## Annex A.2 Differences Between Revisions B and A (Cont'd)

Page	Term and description of change
22	Pad Definition and Description was updated.
23	Functional Description was updated.
24-25	Addressing table for dual channel Device was updated.
26-27	Added addressing table for single channel Device.
30	Figure - LPDDR4:Simplified Bus Interface State Diagram -2 was updated.
35	Added MR30 and MR39 definition into Table - Mode Register Assignment in LPDDR4 SDRAM.
36	MR0 Register Information was updated.
37	MR1 Register Information was updated.
38	Burst Sequence for Write was updated.
41	MR3 Register Information was updated.
42-43	MR4 Register Information was updated.
45	MR8 Register Information was updated.
46	MR11 Register Information was updated.
47-48	MR12 Register Information was updated.
49	MR13 Register Information was updated.
53	MR16 Register Information was updated.
54	MR17 Register Information was updated.
63	Added MR30 Register Information.
65	Added MR39 Register Information.
69	Core AC Timing was updated.
81	Added tRPRE Calculation for ATE(Automatic Test Equipment).
82	Added tRPST Calculation for ATE(Automatic Test Equipment).
83	Read AC Timing was updated.
88-90	Figure of write timing was updated.
95-100	Added Write and Masked Write operation DQS controls (WDQS Control).
128-129	Masked Write Timing constraints for BL16 was updated.
132	Figure- Masked Write Command w/ Write DBI Enabled; DM Enabled.
133	Figure - Write Command w/ Write DBI Enabled; DM Enabled.
139-140	Added Auto-PRECHARGE Operation.
147	Table - Bank and Refresh counter increment behavior was updated.
149	Figure - All Bank Refresh Operation was updated.
149	Figure - Per Bank Refresh Operation was updated.
150	Added per bank refresh restriction.
153	Added Figure - Burst Read operation followed by Per Bank Refresh.

**Annex A.2 Differences Between Revisions B and A (Cont'd)**

<b>Page</b>	<b>Term and description of change</b>
153	Added Figure - Burst Read with Auto-Precharge operation followed by Per Bank Refresh.
154- 155	Refresh Requirement was updated.
156	Self Refresh Operation was updated.
159	Self Refresh Abort definition was updated.
161	Table - DQ output mapping was updated.
167	Table - MRR/MRW Timing Constraints: DQ ODT is Disable was updated.
168	Table - MRR/MRW Timing Constraints: DQ ODT is Enable was updated.
176	Table - CA Internal VREF Specifications was updated.
182	Table - DQ Internal VREF Specifications was updated.
185	Training Sequence for multi-rank systems was updated.
187	Figure - Entering Command Bus Training Mode and CA Training Pattern Input and Output with VREFCA Value Update was updated.
188	Figure - Consecutive VREFCA Value Update was updated.
189	Figure - Exiting Command Bus Training Mode with Valid Command was updated.
190	Figure - Exiting Command Bus Training Mode with Power Down Entry was updated.
191- 192	Table - Command Bus Training AC Timing was updated.
193- 194	Frequency Set Point was updated.
199	Mode Register Write-WR Leveling Mode was updated.
201	Figure - Clock Stop and Timing during Write Leveling was updated.
210	Figure - Write to MPC [Write FIFO] Operation Timing was updated.
211	Figure - MPC [Write FIFO] to MPC [Read FIFO] Timing was updated.
212	Figure - MPC [Read FIFO] to Read Timing was updated.
213	Figure - MPC [Write FIFO] with DQ ODT Timing was updated.
219	Table - DQS Interval Oscillator AC Timing was updated.
226	Table - Timing Constraints for Training Commands was updated.
227	Thermal Offset was updated.
230	ZQ Calibration was updated.
231	Section title: Multi-Channel Considerations for Dual Channel Devices was updated.
245- 249	Added NT ODT definition with the announcement that this function will be removed in the future.
251	Power-Down Mode was updated.
258- 259	Input Clock Stop and Frequency Change was updated.
260- 261	Truth Tables was updated.
265- 267	Post Package Repair (PPR) was updated.

**Annex A.2 Differences Between Revisions B and A (Cont'd)**

<b>Page</b>	<b>Term and description of change</b>
269	Recommended DC Operating Conditions was updated.
273	1.1V High speed LVCMOS (HS_LLVC MOS) was updated.
274	LPDDR4 AC Over/Undershoot was updated.
275- 279	Differential Input Voltage for CK was updated.
280- 284	Differential Input Voltage for DQS was updated.
302	Table - LPDDR4 IDD Specification Parameters and Operating Conditions was updated.
303- 304	Added Clock Specification.
305	Table - Clock AC Timings was updated.
309	Table - DRAM CMD/ADR, CS was updated.
310- 318	DRAM Data Timing was updated.



---

## Standard Improvement Form

JEDEC

---

The purpose of this form is to provide the Technical Committees of JEDEC with input from the industry regarding usage of the subject standard. Individuals or companies are invited to submit comments to JEDEC. All comments will be collected and dispersed to the appropriate committee(s).

If you can provide input, please complete this form and return to:

JEDEC  
Attn: Publications Department  
3103 North 10<sup>th</sup> Street  
Suite 240 South  
Arlington, VA 22201-2107

Fax: 703.907.7583

---

1. I recommend changes to the following:

☐ Requirement, clause number \_\_\_\_\_

☐ Test method number \_\_\_\_\_ Clause number \_\_\_\_\_

The referenced clause number has proven to be:

☐ Unclear ☐ Too Rigid ☐ In Error

☐ Other \_\_\_\_\_

---

2. Recommendations for correction:

---

---

---

---

---

3. Other suggestions for document improvement:

---

---

---

---

---

Submitted by

Name: \_\_\_\_\_

Phone: \_\_\_\_\_

Company: \_\_\_\_\_

E-mail: \_\_\_\_\_

Address: \_\_\_\_\_

City/State/Zip: \_\_\_\_\_

Date: \_\_\_\_\_

---

